

N O T I C E

THIS DOCUMENT HAS BEEN REPRODUCED FROM
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED
IN THE INTEREST OF MAKING AVAILABLE AS MUCH
INFORMATION AS POSSIBLE

(NASA-CR-161337) DESIGN, PROCESSING AND
TESTING OF LSI ARRAYS, HYBRID
MICROELECTRONICS TASK Final Report, 28 Sep.
1978 - 28 Sep. 1979 (Hughes Aircraft Co.)
122 p HC A06/MF A01

N80-13359

Unclas
46233

CSCL 09C G3/33

FINAL REPORT
Contract No. NAS8-32607
Supplemental Agreement No. 2

DESIGN, PROCESSING AND TESTING OF LSI ARRAYS HYBRID MICROELECTRONICS TASK

28 SEPTEMBER 1978 - 28 SEPTEMBER 1979

15 OCTOBER 1979

Prepared for
George C. Marshall Space Flight Center
Marshall Space Flight Center
Alabama 35812

HUGHES

SOLID STATE PRODUCTS DIVISION
NEWPORT BEACH, CALIFORNIA 92663



DESIGN, PROCESSING AND TESTING OF LSI ARRAYS
HYBRID MICROELECTRONICS TASK

FINAL REPORT

28 September 1978 to 28 September 1979

Contract No. NAS 8-32607
Supplementary Agreement No. 2

Prepared for

GEORGE C. MARSHALL SPACE FLIGHT CENTER
MARSHALL SPACE FLIGHT CENTER, ALABAMA 35812

15 October 1979

R. P. Himmel
S. M. Stuhlbarg
R. G. Ravetti
P. J. Zulueta
C. W. Rothrock

INDUSTRIAL ELECTRONICS GROUP
Solid State Products Division
Hughes Aircraft Company • Newport Beach, California 92663

CONTENTS

1.0	INTRODUCTION	1-1
2.0	TECHNICAL DISCUSSION	2-1
2.1	Task A - Cost Factors	2-1
2.1.1	Computer Programming and Model Verification for Hybrid Microelectronics Applications	2-4
2.1.2	Modeling to Develop Total Manufacturing Cost of Conventional Packaging via Printed Wiring Board (PWB) Technology	2-8
2.1.3	Hermetic Chip Carriers - Introducing a New Technology into a Well-Established Technology	2-24
2.1.4	Computer Programming and Module Verification	2-33
2.1.5	Recommendations for Future Study (Task A) ...	2-34
2.2	Task B - Tape Chip Carrier (TCC) Development	2-39
2.2.1	Tape Process Refinement	2-40
2.2.2	ILB Process Refinement	2-61
2.2.3	OLB Process Refinement	2-64
2.2.4	Test/Burn-In Process Refinement	2-68
2.2.5	Hybrid Microcircuit Applications	2-71
2.2.6	STAR Wafer Application	2-82
2.2.7	Improved Packaging Recommendations	2-84
	APPENDIX A	A-1
	APPENDIX B	B-1
	APPENDIX C	C-1
	APPENDIX D	D-1

LIST OF ILLUSTRATIONS

Figure		Page
1-1	Overall Program Schedule	1-2
2-1	Cost Factors (Task A) Program Schedule	2-2
2-2	Tape Chip Carrier Process Flow	2-5
2-3	Single-Valued Cost Function Print-Out for Different Production Volumes (v), and for TCC Case	2-6
2-4	Total Hybrid as a Function of Total Number of Chips and Production Volume (Right View)	2-7
2-5	Total Hybrid Cost as a Function of Total Number of Chips and Production Volume (Rear View)	2-9
2-6	Printed Wiring Board (PWB) Fabrication as a Function of Production Volume for Different Types of Facilities	2-11
2-7	Printed Wiring Board (PWB) Fabrication Cost as a Function of the Number of Board Layers	2-17
2-8	Etching Cost as a Function of PWB Copper Weight	2-18
2-9	Printed Wiring Board Processing Sequence	2-19
2-10	Printed Wiring Board Assembly Process for Surface Mounted Component Parts	2-23
2-11	Hermetic Chip Carrier Configurations	2-27
2-12	Comparison Between Hermetic Chip Carrier (HCC) and Flatpack Processes	2-29
2-13	Assembly of a Chip Into a Hermetic Chip Carrier	2-30
2-14	Hermetic Chip Carrier (HCC) Assembly Onto Printed Wiring Board (PWB)	2-31
2-15	Hermetic Chip Carrier Cost vs Number of Leads/Pads	2-32
2-16	Typical PWB Print-Outs	2-35
2-17	PWB Manufacturing Cost (Fabrication and Assembly) as a Function of Number of Layers and Production Volume (Rear View)	2-36

LIST OF ILLUSTRATIONS (Continued)

Figure		Page
2-18	PWB Manufacturing Cost (Fabrication and Assembly) as a Function of Number of Layers and Production Volume (Left View)	2-37
2-19	PWB Fabrication as a Function of Number of Layers and Production Volume (Fabrication Only), Not Including Assembly	2-38
2-20	Updated Tape Carrier Process Flow Chart	2-41
2-21	Tape Chip Carrier Reel-to-Reel Pre-cleaning	2-42
2-22	Atomized Spray Rinse Station	2-42
2-23	Improved Tape Carrier Photoresist Drying/Pre-baking	2-43
2-24	Wet-resist Drying Fixture	2-44
2-25	Tape Cutting Fixture	2-44
2-26	Proposed Tape Transport Tube	2-46
2-27	Three-Strip Vacuum-Exposure Frame	2-46
2-28	Concept of Automatic Closed-Loop 35-mm Photomask-and-Tape-Chip-Carrier Exposure System	2-47
2-29	Closed-Loop 25-mm Digital Display and Photo-Optical Infrared Sensor	2-47
2-30	Wet Photoresist Developing, Dry Photoresist Developing, and Co-resist Removal Stations	2-49
2-31	Resist Dispensing on Continuous Tape Chip Carriers with Reel-to-Reel Station	2-49
2-32	Photoresist Dispensing on Tape Chip Carrier Strips	2-50
2-33	Western Technology Association Dynamil VRP50 Spray Etcher	2-50
2-34	TCC Reel Usage	2-52
2-35	Improved Plating Tank Set-up	2-53
2-36	Plating Control/Power Supply Console	2-53
2-37	Plating Set-up/Monitoring Equipment	2-54
2-38	Plating Thickness Measurement with a Zeiss Light Section Microscope	2-56
2-39	Plating Thickness Measurement with a Sloan "Dek-Tak" Instrument	2-56
2-40	Plating Thickness Measurement with a Model DD-700 Betascope	2-56

LIST OF ILLUSTRATIONS (Continued)

Figure		Page
2-41	Improved Plating Rack Design	2-57
2-42	Co-reeling Completed Etched and Plated Tape Chip Carriers with 35-mm Separator Film	2-58
2-43	Splicing of Completed Tape Strips with 35-mm Leader Film	2-58
2-44	Tape, Leader/Separator Film, and Finished TCC Storage	2-58
2-45	Wafer Fountain Plating Station	2-60
2-46	Fountain Plater Cup with Spring Contacts and Peripheral Exits for Electrolyte Flow	2-60
2-47	Fountain Plater Recirculation and Filtering System	2-62
2-48	Cascade Method of Wafer Rinsing	2-62
2-49	IMI Model-207 Inner-Lead Bonder	2-63
2-50	Combination Excise/Forming Tool Operation Diagram	2-65
2-51	Combination Excise/Forming Tool-Assembly Drawing	2-66
2-52	Hughes-IPD Manual Outer-Lead Bonder	2-67
2-53	Close-up Operation of Hughes-IPD Manual Outer-Lead Bonder	2-67
2-54	Double-Bond Pull Test Distribution - 1824 Static Ram in 24-Pad HCC Package	2-69
2-55	Manual Punch-out Tools	2-70
2-56	Tape Punch-out Sequence	2-72
2-57	Schematic Diagram of Type 1040568 Digital Correlator Microcircuit	2-74
2-58	Conventionally Wire-Bonded Version of Type 1040568 Digital Correlator Microcircuit	2-75
2-59	Bumped Type 342 CMOS Digital Correlator Wafer	2-76
2-60	Tape Carrier Patterned for Type 342 LSI Devices	2-77
2-61	Tape Carrier for Type 342 Devices Shown Superimposed Over Matching Bumped Wafer	2-77
2-62	Metallization/Dielectric Patterns for Type 1040568 Digital Correlator Multilayer Thick Film Interconnection Network	2-78

LIST OF ILLUSTRATIONS (Continued)

Figure		Page
2-63	Screened/Fired Multilayer Network for Digital Correlator	2-79
2-64	Tape-Mounted Digital Correlator Chip	2-80
2-65	Completed Digital Correlator Hybrid Microcircuit (Mechanical)	2-81
2-66	Outline Drawing of 84-Pad HCC Package (Hughes Type 4500042-006)	2-83
2-67	Proposed STAR Standard Packaging	2-85

LIST OF TABLES

Table		Page
1-1	Tape Chip Carrier Work Approach - Task B	1-6
2-1	Non-Recurring PWB Fabrication Costs (P_{1F} , P_{2F})	2-12
2-2	Non-Recurring Conventional Packaging (PWB) Assembly Costs (P_{1A} , P_{2A})	2-12
2-3	Recurring Material Costs (CMRF)	2-13
2-4	Definition of Terms: PWB Fabrication	2-15
2-5	PWB Fabrication Process Parameters	2-21
2-6	PWB Assembly of Component Parts - Process Parameters	2-25
2-7	Definition of Terms: Conventional (PWB) Packaging Assembly (Rates are Expressed in Numbers of Component Parts/Hour)	2-26
2-8	Example of TCC Tape Punch-Out Connection Sequence (Type 342 CMOS Digital Correlator)	2-71

DESIGN, PROCESSING AND TESTING OF LSI ARRAYS HYBRID MICROELECTRONICS TASK

1.0 INTRODUCTION AND SUMMARY

This report summarizes a twelve-month effort on Contract NAS 8-32607, Supplementary Agreement No. 2; and completes the second year of such effort, starting with the 1977-1978 cost-factors/packaging program. Specifically, this program involves determination of those factors affecting the cost of electronic subsystems utilizing LSI microcircuits, and development of the most efficient methods for low-cost packaging of LSI devices as a function of density and reliability. Overall program Tasks are summarized in Figure 1-1.

This one-year supplementary program has been divided into two Tasks as follows:

TASK A - Cost Factors Study

Mathematical cost factors were generated under the original contract for both hybrid microcircuit and printed wiring board (PWB) packaging methods, and a mathematical cost model was created for analysis of microcircuit fabrication costs. Under the Supplementary Agreement effort, the cost model is to be refined and broadened to cover discrete (PWB) packaging techniques, and to include component parts such as ceramic chip carriers, multichip LSI "subassembly" arrays, and plastic LSI packages (all of which may incorporate tape chip carrier interconnection technology). The costing factors previously developed are to be refined and reduced to formulae for computerization.

TASK B - Tape Chip Carrier Development Study

Tape chip carrier technology has been shown under the original contract to represent a viable approach to low cost LSI packaging, with additional potential for lowering the cost of hybrid microcircuit fabrication. Certain technical problem areas, inherent to LSI applications, have been identified; work is to continue during the Supplementary Agreement time period in an effort to resolve these problems by continued development in the areas of wafer bumping, inner/outer lead bonding, testing on tape, and tape processing.




Figure 1-1. Overall program schedule.

Tape chip carrier technology shall be developed further by studies and laboratory effort toward demonstrating the feasibility of inter-connecting arrays of two, four, or more LSI chips on the tape carrier. Such arrays would form standard modules or "blocks", from which larger assemblies could be constructed.

TASK A Synopsis

Mathematical cost models previously developed for hybrid micro-electronic subsystems have been refined and expanded under Supplementary Agreement No. 2 to include rework terms related to substrate fabrication, non-recurring developmental and manufacturing operations, and prototype production. In addition, sample computer programs have been written to demonstrate hybrid microelectronics applications of these cost models.

Computer programs were generated to calculate and analyze, through the equations of the models developed, values for the total hybrid micro-electronics costs. These programs were employed also to calculate cost variations when nonconventional technologies such as the tape chip carrier (which is one method of packaging large scale integrated (LSI) semiconductor devices) become a more widely used part of hybrid microelectronics. In addition, cost surfaces were generated; behavior of the hybrid cost function relative to the total number of chips utilized, and in accordance with expected production volume, was studied over a large range.

Modeling procedures and techniques similar to those developed for hybrid microelectronics applications were employed to model conventional printed wiring board packaging processes. The total manufacturing cost of a fully assembled printed wiring board (PWB) structure, including electronic component parts, was expressed in terms of PWB fabrication, assembly to PWB substrates, and nonrecurring/recurring materials costs. The qualitative cost factors collected from previous work^{*(1)} were quantified by analyzing worksheets from several PWB facilities. These costs have been correlated to their respective process parameters for each step of the process.

The models developed during the first-year effort⁽¹⁾ were valid only when applied to volume runs on the order of 120,000 units yearly.

* (References are listed in Appendix "A".)

Improvements of these mathematical cost models during this second-year period include the following areas:

1. Substrate Fabrication

- a. Rework cycles and inspection steps have been added.
- b. Yield of the fabrication process has been expressed in terms of rework.

2. Total Hybrid Microelectronics Subsystem Fabrication

- a. Non-recurring developmental and manufacturing costs have been included in the equations.
- b. Production volume has been introduced as a variable parameter in the equation.
- c. Values of constants, and those parameters defining the reference hybrid, have been reestablished to include the impact of prototype production.

To compute and analyze relationships between the cost of each process step and the process parameters involved, computer programs have been written. One of these programs generates a three-dimensional cost surface, which permits visual interpretation of the cost-process parameters relationship. A graphical display such as this is better understood and more readily related to personal experience than is any other display form.

The mathematical models developed for both hybrid microelectronics and printed wiring board technology eventually can be refined such that the computer can be used for developing cost estimates (in job bidding) within a 15-percent accuracy for well-defined cases. Accuracy was not the primary concern of this program however; rather, the major concern was to develop models which were capable of handling a large variety of electronics technologies, and to obtain comparative costs of the various technological approaches. By recognizing program goals, and by clearly stating the boundary conditions which must be satisfied each time a given electronics subsystem is considered, the models developed could be successful tools to analyze the cost of any electronic subsystem, and to evaluate associated technologies.

The purpose of this work is to develop a tool to evaluate the entire hybrid microelectronics fabrication cost when technological changes are made in any portion of the processes involved. In this way, those changes which are associated with cost reductions will become more readily identifiable; currently, they are hidden in the literature, or in the practical knowledge of a few qualified people.

The ability to predict cost consequences when a change in technology is made is a major factor in bringing about reduced production costs. Coincidentally, in seeking cost savings, new technological approaches are derived. The models therefore will have served their purpose if, besides identifying those areas which will impact cost savings directly, they also help to identify those additional technological improvements necessary to cause further savings.

TASK B Synopsis

Task B has two basic parts. In the first part, developmental work has continued on LSI packaging utilizing tape chip carrier (TCC) technology, particularly in the areas of tape processing, wafer bumping, and inner/outer lead bonding. In the second part, studies and laboratory efforts have been utilized to show the feasibility of interconnecting arrays of LSI chips utilizing tape chip carrier and semiautomatic wire bonding technology.

Table 1-1 is a work approach matrix which outlines those tape chip carrier tasks completed under the original contract, and which indicates the direction of effort which has been undertaken during the Supplementary Agreement time period on a Task/Goal basis. Specific semiconductor device types are listed and identified by code letter.

Subtask Numbers 8 (Lead Finger Support) and 12 (Silicon Nitride Coating/Retest) were included for target or "best efforts" investigations as time and funding considerations permit. The "Lead Finger Support" task covers several techniques/materials which Hughes has been investigating on internal funding during the program time period. This concept involves potential tape carrier yield improvements brought about by inclusion of a soluble organic etched-lead support within the window area.

TABLE 1-1. TAPE CHIP CARRIER WORK APPROACH - TASK B

Task Description	Planned Device Complement	Program Goals	Planning/Execution			
			25	50	75	100
1. Wafer Bumping	B, C, D, E, G	More Definitive Process Refinement Required				
2. Wafer Characterization (Before/After Bumping)	D, E	To be Conducted Jointly with Suppliers				
3. Tape Preparation	D, E, and G (A, B, C as required)	Expansion to 6-in. and/or 12-in. Lengths				
4. ILB	D, E, and G (complete C)	Use of Projected New IMI Production Bonder				
5. Testing on Tape	D, E, and G (complete C)	Functional Testing				
6. Burn in on Tape	A (possibly D and E)	Demonstration				
7. Excise/Forming	D, E, and G (complete C; Excise only for HCCs)	C: Use Newly-Received Tool; Procure New Tool				
8. Lead Finger Support	B, C, D, E, and G (best efforts)	Investigate for ILB Compatibility, Solubility				
9. OLB to S/P Networks	A and G	Multilayer Circuitry				
10. OLB to HCCs	Complete B and C; possibly D and E	Process Demonstration, Refinement				
11. Reliability Testing of Networks/HCCs	E (possibly B and G)	Pressure Cooker Test, Thermal Cycling, HTRB; Both HCCs and Networks				
12. Silicon Nitride	Best Efforts: A, B, C, D, E, and G	Potential Replacement for Hermetic Packages				
13. Multiple-Chip TCC or Wire-Bond	Best Efforts: E	Initial Conceptual Investigation and Proof-of-Performance				

Planned Devices:

- A: 14-Pad Type 5400/54LS00 Dual Quad NAND Gates (Fchld.) E: 38 -Pad 384-Element STAR (MSFC)
B: 18-Pad Type 1824D Microprocessor RAM (HAC) F: 64-Pad 1584-Element STAR (MSFC)
C: 82-Pad ECL/MUX, ECL/REG, and/or ECL/MAA (Sig.) G: 35-Pad Type 342 CMOS Digital Correlator (HAC)
D: 40-Pad Type 6402 CMOS UART (Harris)

The Silicon Nitride Coating/Retest effort refers to a current U. S. Air Force (AFML) Manufacturing Technology Program with Hughes-Culver City (Contract F33615-77-C-5049), in connection with which Hughes-Newport Beach currently is conducting reliability investigations. A production reactor offering relatively-low-temperature (150°C) Si_3N_4 coating of hybrid microcircuits, tape-carrier-mounted devices, and/or packaged semiconductors was installed at the Newport Beach facility during July, 1979. Implementation delays have prevented investigations during this program time period concerning effectivity of Si_3N_4 coating over tape-mounted devices. Such efforts will be proposed for future investigations.

Under Subtask 13, studies and developmental effort were to have been applied to interconnection of standard array LSI devices, in groups of two, four, or more, in an effort to bring about a cost effective and versatile packaging method for minicomputers and high density memory arrays. This Subtask has not been accomplished during the Supplementary Agreement No. 2 time period because of delays in procurement of those standard array devices planned as test vehicles for this developmental effort; namely, the NASA-developed STAR (Standard Transistor Array Radix). The STAR design system is a double-metal semi-custom approach to generating quick-turnaround MOS digital LSI circuits. It consists of an array of devices defined in different technologies with a common grid system. The arrays are processed to the point of metal definition and held in storage. STAR circuit interconnection designs are created by three custom masks that define the first level of metal, the via mask, and the second level of metal. The STAR has been defined by NASA in the CMOS-BULK metal gate, CMOS-SOS silicon gate, CMOS-BULK silicon gate, CCL-SOS, and CCL-BULK technologies. A family of 22 logic cells have been designed and digitized by NASA for use with STAR arrays, which are being created in different sizes, ranging from an equivalent 384 transistors up to an equivalent 5264 transistors.

STAR technology offers many advantages of custom integration such as reliability, secrecy, power, and size reduction, while allowing faster turn-around time and lower cost than that possible with custom integration

techniques. In Subtask 13, the objectives of low cost and fast turn-around will be extended to the next level: packaging of STAR devices. Although such packaging could not be accomplished during the time period of this Supplementary Agreement No. 2, it will be proposed as a portion of a potential follow-on Supplementary-Agreement-No. -3 effort.

Section 2.0 includes a more detailed description of Task A and B progress during this program.

DESIGN, PROCESSING AND TESTING OF LSI ARRAYS HYBRID MICROELECTRONICS TASK

2.0 TECHNICAL DISCUSSION

Mathematical model refinement under Task A has been completed, as indicated in Section 1.0, and summarized in the Cost Factors Program Schedule of Figure 2-1. Considerable Tape Chip Carrier (TCC) process refinement progress has been made under Task B; bump processing of the 1.5-inch-diameter x 0.008-inch mechanical sample STAR wafers received from MSFC has been initiated, but assembly of bumped arrays was not completed during the Supplementary Agreement No. 2 time period. This task will be included as part of a potential follow-on program to be proposed as Supplementary Agreement No. 3.

2.1 TASK A - COST FACTORS

Substrate fabrication flow charts for thin and thick film technology were modified during the first six months of this program time period to include inspection/quality-control steps and rework cycles. The addition of rework cycles in the models permits process yield expression on an explicit basis, thus eliminating the previously defined need for expressing an additional yield parameter independent of process parameters.

Equations representing substrate (ceramic-based network) fabrication consequently have been modified by the addition of two new parameters: (a) Inspection cost, and (b) Number of rework cycles; in addition to introduction of new coefficients.

The previously-developed mathematical models were applicable to large production quantities (about 120,000 per year). It consequently was necessary to modify these models so that the total cost of a hybrid microcircuit could be predicted when small production quantities are considered (one to 1500 per year, in lot sizes of one to 100).




Figure 2-1. Cost factors (task A) program schedule.

The generalization to include small production quantities was made by means of the following two steps: a) Additional cost factors were gathered concerning the production of hybrids in prototype facilities and, b) These costs were introduced as additional terms (and/or multiplying factors) in previously-developed equations.

As a consequence of this generalization, it was found that differentiation of engineering costs between a hybrid build in a prototype facility, and the same hybrid build in a large production facility, was an important consideration. Differences between these hybrids have been expressed quantitatively in graphical form by using a family of curves; and in symbolic form by means of distinct equations. The equations were obtained with the data available by finding the best curve fit using a statistical analysis approach.

In addition to the above-described factors, distinction has been made between recurring and non-recurring costs. These costs now are expressed in the equations as percentages of total manufacturing costs. In this way, the non-recurring engineering costs proportionally change with the total manufacturing cost, and they are affected directly by the degree of hybrid complexity.

Three major categories have been considered for the non-recurring developmental costs: a) Engineering costs, which include items such as applications engineering, design layout, package drawings, and test fixtures design; b) Engineering Proof of Design (POD) models, which include planning for the continuation of production, engineering support, and total fabrication/assembly; and c) Engineering Pre-Production Models, which take into account the costs necessary to build exactly the same hybrids that will be required in production.

Items such as test fixtures, layouts, masks, manufacturing drawings, screens, and instructive photos have been introduced into equations as part of the non-recurring manufacturing costs.

2.1.1 Computer Programming and Model Verification for Hybrid Microelectronics Applications

Equations expressing the total cost of hybrid microelectronics sub-systems have been developed^{*(1)} and subsequently refined⁽²⁾. It was found that through simple computer programming, these formulas could furnish comprehensive information about cost functions otherwise not readily evident. In turn, this information was used to refine functional relationships between process parameters and those costs developed during the modeling phase of the program. In this way, accuracy of the model and its capability to predict cost trends, both have been improved.

Two computer programs were written; one to compute a single-valued cost function; the other, to generate a cost surface. The single-valued cost function program includes, as a special case, computation of the cost differential when tape chip carrier (TCC) technology is used. The cost factors involved, and the equation developed when this type of technology is applied, previously have been modeled⁽¹⁾ according to the simplified process flow shown in Figure 2-2.

For a given set of input variables, the single-valued cost function program computes and prints out complexity factor, substrate fabrication cost, assembly cost, recurring material cost, and total hybrid cost; in addition to cost differential when TCC technology is used.

The entire program to compute a single-valued cost function is reported in Appendix B, and typical print-outs are shown in Figure 2-3. Symbol meanings and the process steps have been included as part of the print-out for easy reading of the equations.

The cost surface program shown in Appendix C generates a matrix of cost values, which then are plotted through any graphical display program to obtain cost surfaces for each couple of desired variables in three dimensions (the third dimension being the cost of the hybrid). Figure 2-4 shows a typical graphical output obtained with this program by selecting the total number of chips and the production rate as variables. Another view of the

*References are listed in Appendix "A".




Figure 2-2. Tape chip carrier process flow.

HYBRID MICROELECTRONICS MANUFACTURE:

$v = 10$

COMPLEXITY FACTOR(CC)= 0.44

SUBSTRATE FABRICATION COST(C'SP)= \$183.74

ASSEMBLY COST(C'AT)= \$1913.66

RECURRING MATERIAL COST(CM)= \$117.22

TOTAL HYBRID COST = \$2214.62

$v = 50$

COMPLEXITY FACTOR(CC)= 0.44

SUBSTRATE FABRICATION COST(C'SP)= \$96.52

ASSEMBLY COST(C'AT)= \$1005.26

RECURRING MATERIAL COST(CM)= \$117.22

TOTAL HYBRID COST = \$1219.00

$v = 120,000$

COMPLEXITY FACTOR(CC)= 0.44

SUBSTRATE FABRICATION COST(C'SP)= \$11.10

ASSEMBLY COST(C'AT)= \$115.58

RECURRING MATERIAL COST(CM)= \$117.22

TOTAL HYBRID COST = \$243.90

HYBRID MICROELECTRONICS MANUFACTURE:

$v = 10$

COMPLEXITY FACTOR(CC)= 0.44

SUBSTRATE FABRICATION COST(C'SP)= \$183.74

ASSEMBLY COST(C'AT)= \$1913.66

RECURRING MATERIAL COST(CM)= \$117.22

TOTAL HYBRID COST = \$2214.62

ALTERNATE CASE SELECTED:

**EFFECT OF TAPE CHIP CARRIER (TCC) TECHNOLOGY
ON HYBRID MANUFACTURING COST:**

TAPE CHIP CARRIER COST DIFFERENTIAL(CTCC)= \$421.63

TOTAL HYBRID COST WITH TAPE CHIP CARRIER = \$1675.77

Figure 2-3. Single-valued cost function print-out for different production volumes (v), and for TCC case.




Figure 2-4. Total hybrid cost is a function of total number of drips and production volume (right view).

same variables, obtained by axis rotation, is shown in Figure 2-5. As production volume decreases and the total number of chips increases, the total hybrid cost increases. The exponential behavior of the plot largely is attributable to the non-linear dependence of the cost function with respect to production volume.

2.1.2 Modeling to Develop Total Manufacturing Cost of Conventional Packaging via Printed Wiring Board (PWB) Technology

The cost in dollars of a PWB electronics module (CPWB) which includes assembled electronics component parts, is modeled by the following equation:

$$CPWB = CPMFAB + CPRMA + CMRF + CMRA, \quad (1)$$

where CPMFAB is PWB fabrication cost, CPRMA is cost of the assembly of electronic component parts on the PWB, CMRF is recurring material fabrication cost, and CMRA is recurring material assembly cost.

Production volume and non-recurring costs are not explicitly expressed in Equation (1), but contained in the CPMFAB and CPRMA terms. Functionally however, CPWB is related to production volume (V), and to non-recurring costs by a relationship of the type:

$$CPWB = CWB P(P_1, P_2, CCF) F(V); \quad (2)$$

where CWB is the non-recurring and volume-independent total PWB manufacture cost, and $P(P_1, P_2 = CCF)$ is defined by a relationship of the type:

$$P + (P_1 + P_2 + 1) CCF, \quad (3)$$

where P_1 and P_2 are the non-recurring fabrication/assembly engineering and materials cost factors, respectively. CCF is the fabrication or assembly complexity factor. The function $F(V)$ is defined as:

$$F(V) = PHI(V)^{-k}, \quad (4)$$

HYBRID MICROELECTRONICS MANUFACTURE -
 VARIABLES - NC (NUMBER OF CHIPS), V (YEARLY PRODUCTION VOLUME)
 REAR VIEW, NORMAL ELEVATION




Figure 2-5. Total hybrid cost as a function of total number of drips and production volume (rear view).

where PHI depends upon the type of production facility chosen (prototype or large volume), and k is a constant representing the slope of the log-log plot in Figure 2-6. The two straight lines in this figure represent two different types of production facilities, and intersections with the cost axis determine values of PHI.

Non-recurring costs were introduced into the manufacturing cost equation for the purpose of generating general equations, from which special cases can be obtained. In fact, by making $P_1 = P_2 = 0$, one can separate the non-recurring cost from total manufacturing cost.

2.1.2.1 Non-Recurring and Recurring Materials Costs (Conventional (PWB) Packaging)

Non-recurring cost factors were collected for conventional packaging via PWB fabrication and assembly. These costs were divided into two categories:

1. Engineering - including design, design review, implementation, initial planning, test procedures, preparation of specification, and layout;
2. Materials - including fixtures and tooling, artwork, drill tape, computer program for breadboard testing, and various assembly aids.

These costs are included in Tables 2-1 and 2-2 respectively.

The recurring material costs also were collected for PWB fabrication, and for conventional (PWB) assembly; they are reported in Table 2-3. Recurring fabrication costs include the cost of board material, (glass polyimide and/or glass epoxy), prepregs used for lamination in multilayer fabrication, chemicals (photoresist, stripper, etchants, cleaner, electroplating baths), and gold electroplating solution. Recurring assembly costs include the cost of component parts such as resistors (passive axial components in general), diodes, transistors, hybrid microcircuits, and flat packs. These costs are expressed explicitly in dollars, whereas the non-recurring fabrication and assembly costs are expressed as percentages of PWB fabrication and assembly costs, respectively.




Figure 2-6. PWB fabrication cost as function of production volume per different types of facilities.

TABLE 2-1. NON-RECURRING PWB FABRICATION COSTS
(P_{1F} , P_{2F})

Cost Category	Cost Breakdown		Percentage of Total Fabrication Cost
Engineering, P_{1F}	Design, design review	25%	20 - 30%
	Implementation support	10%	
	Initial planning	15%	
	Preparation of specifications, test procedures	25%	
	Layout	25%	
Materials, P_{2F}	Fixture and tooling	30%	20 - 25%
	Artwork	35%	
	Drill tape	15%	
	Computer program for breadboard testing	20%	

TABLE 2-2. NON-RECURRING CONVENTIONAL PACKAGING (PWB) ASSEMBLY COSTS (P_{1A} , P_{2A})

Cost Category	Cost Breakdown		Percentage of Total Assembly Cost
Engineering, P_{1A}	Design, design review	25%	20%
	Initial planning	15%	
	Implementation support	20%	
	Preparation of specifications, test procedures	15%	
	Layout	25%	
Materials, P_{2A}	Fixture, tooling, assembly aids		30 - 35%

TABLE 2-3. RECURRING MATERIAL COSTS (CMRF)

PWB Fabrication

1. Board material: glass-polyimide or glass-epoxy with copper cladding
2. Lamination material: polyimide or epoxy prepreg
3. Chemicals: photoresist, etchants, electroplating baths, solder, stripper, cleaner, brightener
4. Gold bath

PWB Assembly

1. Axial components (resistors, capacitors)
2. Transistors
3. Flat packs (mainly used with digital modules)
4. Hybrids

Mathematically, the non-recurring costs may be expressed by an equation of the type

$$P_F = (P_{1F} + P_{2F}) CCFAB \quad (5)$$

for PWB fabrication, and by a similar equation

$$P_A = (P_{1A} + P_{2A}) CCA \quad (6)$$

for PWB assembly. CCFAB and CCA are complexity factors of PWB fabrication and assembly respectively.

Fabrication recurring costs (CMRF) can be modeled by the equation:

$$CMRF = CMM + CMP + CCH + CAU \quad (7)$$

where

$CMM = 2 \cdot F \cdot NL \cdot SF$	Board Materials Cost
$CMP = 0.36 \cdot F \cdot NL \cdot SF$	Prepreg Cost
$CCH = 0.8$	Cost of Chemicals
$CAU = 2.5$	Cost of Gold Bath

Assembly recurring cost (CMRA) is modeled by the equation:

$$CMRA = CCOMP + COO, \quad (8)$$

where COO is a constant which accounts for minor miscellaneous materials costs, and the "component parts cost" term CCOMP for analog circuit applications is given by:

$$CCOMP = 0.52 \cdot NAX + 3.5 \cdot NTR + 450 \cdot NHY \quad (9)$$

For digital circuit applications, the component parts cost is:

$$CCOMP = 1.5 \cdot NFP, \quad (10)$$

where NFP is the number of flat-packs (or DIPs). (Definition of terms is included in Table 2-4). The numbers in these equations are the average unit component parts costs in dollars.

2.1.2.2 Printed Wiring Board (PWB) Fabrication

To formulate the model for PWB fabrication to be used in conventional electronics packaging/assembly, it was necessary to a) collect quantitative cost factors, and b) model each step of the process. Qualitative cost factors already have been collected in previous work⁽¹⁾.

1. Quantitative Cost Factors Collection

Costs were associated with each of the major steps necessary to fabricate a PWB. This was achieved by examining several work sheets collected from different production facilities. Each of these costs was expressed further in terms of process parameters. As a consequence, pairs of parameters, such as cost of fabrication and number of layers (Figure 2-7), cost of fabrication and yearly quantity produced (Figure 2-6), and cost of fabrication and weight of the copper-clad material (Figure 2-8), have been related and expressed in graphical form.

TABLE 2-4. DEFINITION OF TERMS: PWB FABRICATION

CLEAN = 0.5	Cleaning factor	$\left\{ \begin{array}{ll} 1 & \text{good} \\ 0.5 & \text{satisfactory} \\ 0.25 & \text{poor} \end{array} \right.$
CMF = 1	Complexity of masking operation	$\left\{ \begin{array}{ll} 1.5 & \text{extensive} \\ 1.0 & \text{normal} \end{array} \right.$
CPB = 0.015	Post-bake cost	
HD = 25	Hole density	
HDS = 3	Number of different hole sizes	
HN = 800	Number of holes	
HS = 32	Hole size	
LS = 10	Line spacing	
LW = 12	Line width	
NI = 10	Number of inspections	
NL = 6	Number of layers	
A = 0.37	CARRIER coefficient	
NL = 6 A	CARRIER case only	
NRETC = 3	Number of retouchings, copper	
NRHPL = 1	Number of replatings	
NRPHR = 5	Number of photoresist retouchings	
NT = 59	Number of terminals	
PS = 40	Pad size	

(Continued next page)

Table 2.4, (concluded)

PSF = 1	Press cycle factor	{ 1 epoxy 1.5 polyimide
PWBA = 30	PWB area, square inches	
QHF = 0.5	Hole quality factor	{ 1 smooth 0.5 medium 0.3 rough
QPLF = 0.5	Plating quality factor	{ 1 good 0.5 satisfactory 0.25 poor
TAHF = 1	Adhesive type	1 prepreg 1.5 polysulfone
TCC = 1	Curing cycle	{ 1 epoxy 2.5 polyimide
TCUF = 0.0175	Copper thickness factor, STDH/ounce	
THSF = 1	Type of heat sink	{ 1 normal 1.5 complex
TMAR = 1	Type of marking	{ 1.5 stencil 1.0 etched
TMF = 1	Type of material	{ 1 epoxy 1.8 polyimide
TR = 0.05	Drilling tolerance	
TYR = 0.5	Type of photoresist	{ 0.3 self-screening 0.5 film resist 1.0 liquid
WCU = 2	Weight of copper, ounces	
X = 0.23	Drilling tolerance (TR) exponent	
SF = 0.5	Size factor	{ 0.3 size 2 in. x 3 in. 0.5 size 5 in. x 6 in. 1.0 size 8 in. x 12 in.




Figure 2-7. Printed wiring board (PWB) fabrication cost as a function of the number of board layers.





Figure 2-8. Etching cost as a function of PWB copper weight.

2. Process Modeling

Process parameters and time of fabrication were related for each step of the fabrication process, which was simplified to include only important steps. The fabrication process has been modeled by the flow chart in Figure 2-9.

At first, a functional relationship between these quantities was established. Then, the constants of proportionality were derived by applying values as they relate to quantities, process parameters, and costs in standard hours, previously collected.

A complexity factor has been defined as a function of hole density, line width, line spacing, pad size, hole size, and number of layers. The PWB fabrication cost then was expressed by an equation which is the sum of each single process step cost, including the complexity factor.



2.1.2.2.1 Mathematical Formulation of the Model

The cost in dollars of conventional (PWB) fabrication (CPMFAB) has been modeled by the following equation:

$$\text{CPMFAB} = \text{CMFAB} (\text{PF1} + \text{PF2} + 1) \text{CCFAB} \cdot \text{PHI} (V)^{-K}, \quad (11)$$

where CMFAB is the volume-and-non-recurring- cost-independent expression of conventional (PWB) fabrication cost. CMFAB is given by

$$\begin{aligned} \text{CMFAB} = & (\text{CCL} + \text{CPH} + \text{CETC} + \text{CCR} + \text{CEBA} + \text{CLAM} \\ & + \text{CDRM} + \text{CREM} + \text{CELS} + \text{CPL} + \text{CM} + \text{CHAR} \\ & + \text{CSRF} + \text{CPLC} + \text{CHS} + \text{CINSPF} + \text{CETF} \\ & + \text{CRWF}) \cdot \text{WR}, \end{aligned} \quad (12)$$

where WR is the wage rate, and all other symbols are identified by steps in the flow chart of Figure 2-9.

The above equation is based on relationships between process step cost and process parameters, as indicated in Table 2-5.

The numbers appearing in the equations are the constants of proportionality. These constants were obtained by giving average values to the process parameters once the process step cost was known. Symbols expressing the process parameters, their meanings, and their typical numerical values, are listed in Table 2-4.

The complexity factor CCFAB is defined as

$$\begin{aligned} \text{CCFAB} = & (2.1 \times 10^{-3} \cdot \text{HD} + 0.67 \cdot (1/\text{LW} + 1/\text{LS}))^{\text{ALPHA}} \\ = & 5 \cdot (1/\text{PS})^{\text{BETA}} + 4 \cdot (1/\text{HS})^{\text{GAMMA}} \\ & + 0.0125 \cdot (\text{NL})^{\text{DELTA}} \end{aligned} \quad (13)$$

where alpha, beta, gamma, and delta are exponents chosen to be numerically equal to one. This relationship was found empirically to be the most suitable for applications under this program. Further refinement of this equation might be obtained by giving more weight to some of these exponents than to others. The numerical values of the four exponents however, should remain close to unity.

TABLE 2-5. PWB FABRICATION PROCESS PARAMETERS

Hot soak cleaning	CCLE = 0.0133 • NL
Photoprinting	CPH = 0.16 • TYR • SF • NL
Etching	CETC = CCFAB • 0.86 • NL • TCUF • WCU
Photoresist stripping	CRR = 5.5×10^{-3} • NL • CCFAB
Ebanol treatment	CEBA = 4.2×10^{-3} • NL
Lamination and bake	CLAM = 2.5×10^{-2} • NL • TMF • PSF • CPB
Drilling	CDRM = $(3.4 \times 10^{-4}) \cdot \text{HN} + 0.09 \cdot \text{HDS}$ • (TR) ^x • QHF
Removal of epoxy smear	CREM = 0.062 • TMF • QHF • TCC
Electroless plating	CELS = $(6.25 \times 10^{-3}) \cdot \text{HS} + 0.008 \cdot \text{HD}$ • CLEAN
Electroplating	CPL = 0.0111 • CCFAB • HS
Marking	CM = 0.006 • TMAR
Installation of hardware	CHAR = 48×10^{-3} • NT • CCFAB
Solder reflowing	CSRF = 0.226 • QPLF
Ni and Au plating	CPLC = 0.9 • SF • CCFAB • CMF
Bond heat sink	CHS = 0.15 • THSF • TAHF
Inspection	CINSPF = 8.8×10^{-3} • CCFAB • SF • NI
Electrical testing	CETF = 1.2 • CCFAB • SF
Rework	CRWF = 0.055 • NRETC + 0.166 • NRHPL + 0.0333 • NRPHR

2.1.2.3 Conventional PWB Assembly

The assembly model for conventional (PWB) electronics subsystem packaging was formulated in a manner similar to that used for PWB fabrication. Three steps were followed:

1. Collection of Quantitative Cost Factors

A cost figure was given to each major step of the assembly process. These cost figures were obtained from different production facilities involved in either manual or automatic assembly of discrete capacitors and/or other component parts on a PWB board. Quantitative values for parameters such as rate of component lead forming, rate of component insertion, rate of magazine loading, rate of leak test, rate of timing, and rate of vapor cleaning, also were collected. In addition, average values have been determined for a typical assembly sequence, and a reference set of PWB assembly costs has been established.


2. Modeling

Process parameter costs were related by functional mathematical relationships for each step of the assembly process (Figure 2-10); simplified to include only important steps. Once the shape of the functions was established, the constants of proportionality were determined by using the quantitative values previously collected. In this case also, as was done for the PWB fabrication model, a complexity factor has been defined. The assembly complexity factor was found to be a function of the density of axial-leaded component parts, the density of other component parts (including transistors and hybrid microcircuits for analog subsystems, or flat packs for digital subsystems), and the average component lead density. Further, this complexity factor was defined to be numerically equal to the PWB fabrication complexity factor for any given set of parameters. The PWB assembly cost then was expressed by an equation involving the sum of each process step cost, and including the complexity factor.

3. Mathematical Formulation of the Model

The cost in dollars for the assembly of discrete electronic component parts on a PWB is modeled by the following equation:

$$C_A = CMA \cdot (PA1 + PA2 + 1) \cdot PHI(V)^{-K} \cdot CCA, \quad (14)$$



I = INSPECTION

Figure 2-10. Printed wiring board assembly process for surface mounted component parts.

where CMA is the volume-and-non-recurring-cost-independent PWB assembly and testing cost. CMA is given by:

$$\begin{aligned} \text{CMA} = & (\text{CLF} + \text{CTIN} + \text{CVC} + \text{CLT} + \text{CLM} + \text{CCI} + \text{CRS} + \text{CETA} \\ & + \text{CTROB} + \text{CRWA} + \text{CCT} + \text{CINSPA}) \cdot \text{WR} , \end{aligned} \quad (15)$$

where WR is the wage rate, and all other symbols are identified through the flow chart steps shown in Figure 2-10.

Each step of equation (15) is based upon relationships between those process step costs and process parameters shown in Table 2-6.

Numbers included in the equations (and in Table 2-6) are constants of proportionality. These constants were determined by giving representative values to the process parameters, once the process step cost was known. The meaning of the symbols expressing the process parameters and their typical numerical values are listed in Table 2-7.

The assembly complexity factor CCA is defined as:

$$\text{CCA} = \text{CA1} \cdot (\text{DAX} + \text{DOT}) + \text{CA2}(\text{DLAB})^{1.1} , \quad (16)$$

where the exponent 1.1 has been chosen empirically to fit the experimental data. The shape of this equation also has been determined empirically by means of a trial-feedback approach.

2.1.3 Hermetic Chip Carriers - Introducing a New Technology into a Well-Established Technology

The introduction of new technologies into traditional production lines can be expensive, if all major consequences are not properly determined. Predictions concerning these consequences can be made effectively by employing modeling techniques.

The hermetic chip carrier (HCC) (shown in Figure 2-11) is a fast-developing technology which has found applications on printed wiring boards (PWBs) and on ceramic wiring boards (CWBs) as a direct replacement for flat packs or dual-in-line-packaged (DIP) components. Preliminary cost analyses show that hermetic chip carriers (generally fabricated from ceramic for military-grade applications; or from either plastic or ceramic for commercial applications) are an economical method of packaging LSI chips.

TABLE 2-6. PWB ASSEMBLY OF COMPONENT PARTS - PROCESS PARAMETERS

Lead forming	$CLF = NA \cdot 0.075 (NAX/RFORA + NTR/RFORT + NHY/RFORH) \cdot BF$
Tinning	$CTIN = NA \cdot 0.06 \cdot NC/RTIN$
Vapor cleaning	$CVC = NA \cdot 0.055 \cdot NC/RVC$
Leak test	$CLT = NA \cdot R \cdot 0.065 \cdot NC/RLT$
Load magazines	$CLM = NA \cdot 0.3 \cdot NC/RLM$
Component insertion	$CCI = NA \cdot 0.15 \cdot (NAX/RIA + NTR/RIT + NHY/RIH) \cdot BF$ ($CCI = (NFP/RIFP \cdot BF$ for digital systems)
Reflow soldering	$CRS = 0.03$
Electrical testing	$CETA = 0.88 (AVCCC)^Y \cdot CCA$
Troubleshooting	$CTROB = 2.2 (AVCCC)^Y \cdot CCA$
Rework	$CRWA = N (0.175 \cdot N1 \cdot NHY + 0.054 \cdot N2 \cdot NOTH + 0.011 \cdot N3 \cdot NSJ)$
Conformal coating	$CCT = 0.15 \cdot SF$
Inspection	$CINSPA = NI \cdot 0.088 \cdot CCA \cdot SF$

TABLE 2-7. DEFINITION OF TERMS: CONVENTIONAL (PWB) PACKAGING ASSEMBLY (RATES ARE EXPRESSED IN NUMBERS OF COMPONENT PARTS/HOUR)

AVCCC = 0.5	Average component complexity factor
BF = 1	Bending factor (1 = automated; 10 = manual)
CA1 = 0.056	Assembly complexity factors constant
CA2 = 0.009	Assembly complexity factors constant
DAX = NAX/PWBA,	Axial component density
DLAV = 26	Average lead density per component
DOT = NOTH/PWBA,	Other component density
N = 1	Number of reworks
N1 = 0.1	Fraction of hybrids reworked
N2 = 0.02	Fraction of other components reworked
N3 = 0.01	Fraction of solder joints
NA = 2	Number of sides
NAX = 80	Number of axial components
NC = 94	Number of components
NFP = 94	Number of flat packs
NHY = 10	Number of hybrids
NI = 5	Number of inspections
NOTH = 14	Number of other components
NSJ = 800	Number of solder joints
NTR = 4	Number of transistors
R = 1	Component type (1 = axial; 0 = other)
RFORA = 60	Rate of forming of axial components
RFORFP = 1200	Rate of forming of flat packs
RFORH = 120	Rate of forming of hybrids
RFORT = 20	Rate of forming of transistors
RIA = 60	Rate of insertion of axial comps.
RIFP = 1200	Rate of insertion of flat packs
RIH = 120	Rate of insertion of hybrids
RIT = 20	Rate of insertion of transistors
RLM = 500	Rate of loading
RLT = 50	Rate of leak test
RTIN = 50	Rate of tinning
RVC = 100	Rate of vapor cleaning
Y = 1	Exponent of AVCCC
PWBA = 30 in ²	Area of board




Figure 2-11. Hermetic chip carrier configurations.

In view of the performance improvements and size/weight reductions associated with HCC technology, it is important to determine the cost effects of these packages on conventional PWB electronics subsystem fabrication when the two technologies are combined.

Cost factors related to HCC technology were collected from an internal study intended to modify some of the actual electronic modules for the F-15 Radar System⁽³⁾. By constructing a selected PWB module (originally designed with through-holes to permit usage of wave-soldered flat-packs) utilizing the same number of surface-reflow-soldered HCC packages, cost savings can be realized in fabricating the board by laminating five layers, instead of the eight layers which otherwise would be required. This reduction in the number of layers can be expressed as a space savings of about 44 percent. Savings also are achieved in the HCC package assembly process. The difference between HCC and flat-pack assembly processes is represented in Figure 2-12. Additional handling, lead forming, and lead cutting steps are needed to assemble flat-packs, while the cost of assembling LSI chips into HCC packages is about the same as that for chips mounted in flat-packs. This process can be modeled in both cases (flat-packs and HCC packages) by means of the flow charts shown in Figure 2-13.

The assembly of hermetic chip carriers onto PWBs was modeled from the process represented in Figure 2-14. An analysis of this simplified process shows that the cost of HCC assembly is modeled by the equation

$$CMA = ((CLF+CTIN+CVC+CLT+CLM+CCI+CRS+CETA+CTROB \\ +CRWA+CCT+CINSPA) \cdot (1+D) - (CLF+CTIN+CLT)) \cdot WR, \quad (17)$$

where D is a factor representing the assembly cost differential when HCCs are used. Other cost savings are associated with materials costs. Hermetic chip carriers can be purchased at a lower unit price than can flat-packs. The difference in cost of these units as a function of lead/pad count is reported in Figure 2-15.





Figure 2-12. Comparison between hermetic chip carrier (HCC) and flatpack processes.



*GENERALLY NOT PRACTICAL FOR HCC PACKAGES

Figure 2-13. Assembly of a chip into a hermetic chip carrier.




Figure 2-15. Hermetic chip carrier cost vs numbers of leads/pads.

The component parts material cost, (CCOMP) then is modified to include the cost effects of the HCC package:

$$CCOMP = B \cdot 15 \cdot NFP , \quad (18)$$

where B is a coefficient of proportionality. The term $B \cdot NFP$ is the actual number of HCC packages used. The number 15 represents an average cost value for flat-packs with LSI chips, and NFP is the number of flat-packs.

In addition to the above-described cost savings when HCC packages are utilized, the cost of associated materials items such as CMM and CMP (page 2-14) is reduced because of the space savings attained with HCCs.

2.1.4 Computer Programming and Models Verification

Computer programs were developed for the computation of PWB manufacturing costs in a fashion similar to that developed for hybrid micro-electronics subsystems. Such models, developed and expressed with mathematical equations, turned out to be equally suitable for programming, when compared with the hybrid models. Consequently, the computer was used not only to verify the initial functional relationships assumed to exist between parameters and costs, but also to refine them.

Two computer programs were written: one to compute a single-valued cost function; the other, to generate a cost surface. The single-valued-cost-function program includes three application cases: analog, digital, and hermetic chip carrier. Normally, the program computes the cost for the analog case if the other two are not requested specifically.

Hermetic chip carrier technology is a growing LSI packaging approach which allows dense packaging of LSI chips, along with improved performance. A cost impact study in comparison with more traditional technologies (such as conventional PWB assembly) is important as an aid to enhanced implementation of this relatively new technology into the mainstream of electronics packaging methodology. The cost factors and equations developed for the HCC technology were computerized, and the total cost of PWB manufacture/assembly with HCC packages was computed.

For a given set of input variables, the program computes and prints out PWB fabrication cost, PWB assembly cost, recurring material fabrication cost, recurring material assembly cost, fabrication complexity factor, assembly complexity factor, and total manufacturing PWB cost for the three cases (analog, digital, and PWB module with HCC packages).

The program to compute a single-valued function is reported in Appendix D; typical print-outs are shown in Figure 2-16. Meanings of the symbols used, and that of the process steps have been included in the program printout, so that interpretation of the equations is relatively simple.

The computer programs required to generate cost surfaces were developed for conventional (PWB) fabrication/assembly in a manner similar to that utilized for hybrid microelectronics. This program, shown in Appendix E, generates a matrix of cost values which then are plotted by means of any convenient graphical display program to generate cost surfaces.

A typical graphical output computed from usage of this program is shown in Figure 2-17, which illustrates the total manufacturing cost surface as a function of layers and production volume. An alternate view of this same cost surface is obtained by rotating the axes, as shown in Figure 2-18. As production volume decreases and the number of layers increases, the cost increases. The non-linear behavior of cost with these parameters is attributable largely to the presence of the production-volume term.

When the cost surface representing total PWB manufacture and assembly is compared to that for PWB fabrication alone (represented in Figure 2-19), it can be seen that the latter varies with the number of layers (especially at low production volume) much more than does the total PWB manufacturing/assembly cost. Evidently those costs involved in the assembly of conventional component parts onto PWBs cause potentially significant changes in the overall surface shape.

2.1.5 Recommendations for Future Study (Task A)

Mathematical cost models are useful only if they can be interpreted easily by engineers, designers, and production managers to estimate the cost evolution of electronic systems as the technology changes. Model representation therefore must be easy to understand, and the means for

PRINTED WIRING BOARD MANUFACTURE:

SPECIAL CASE SELECTED: NONE
(CARRI = CARRIER; DIGIT = DIGITAL)

(NONE = ANALOG)

PWB FABRICATION COST C'MFAB = \$214.54
PWB ASSEMBLY COST C'MA = \$236.10

RECURRING MATERIAL FABRICATION COSTS CMRF = \$10.38
RECURRING MATERIAL ASSEMBLY COSTS CMRA = \$4575.60

FABRICATION COMPLEXITY FACTOR CCFAB = .500
ASSEMBLY COMPLEXITY FACTOR CCA = .500

TOTAL MANUFACTURING COST CPWB = \$5036.61

PRINTED WIRING BOARD MANUFACTURE:

SPECIAL CASE SELECTED: CARRI
(CARRI = CARRIER; DIGIT = DIGITAL)

PWB FABRICATION COST C'MFAB = \$159.64
PWB ASSEMBLY COST C'MA = \$338.50

RECURRING MATERIAL FABRICATION COSTS CMRF = \$5.92
RECURRING MATERIAL ASSEMBLY COSTS CMRA = \$823.70

FABRICATION COMPLEXITY FACTOR CCFAB = .453
ASSEMBLY COMPLEXITY FACTOR CCA = .500

TOTAL MANUFACTURING COST CPWB = \$1327.77

PRINTED WIRING BOARD MANUFACTURE:

SPECIAL CASE SELECTED: DIGIT
(CARRI = CARRIER; DIGIT = DIGITAL)

PWB FABRICATION COST C'MFAB = \$214.54
PWB ASSEMBLY COST C'MA = \$185.73

RECURRING MATERIAL FABRICATION COSTS CMRF = \$10.38
RECURRING MATERIAL ASSEMBLY COSTS CMRA = \$1430.00

FABRICATION COMPLEXITY FACTOR CCFAB = .500
ASSEMBLY COMPLEXITY FACTOR CCA = .500

TOTAL MANUFACTURING COST CPWB = \$1840.65

Figure 2-16. Typical PWB print-outs.




Figure 2-17. PWB manufacturing cost (fabrication and assembly) as a function of number of layers and production volume (rear view).




Figure 2-18. PWB manufacturing cost (fabrication and assembly) as a function of number of layers and production volume (left view).




Figure 2-19. PWB fabrication is a function of number of layers and production volume (fabrication only) not including assembly.

implementation must be readily accessible. The three-dimensional display of cost functions, developed under this program, is one methodology for effectively transferring information from mathematical algorithms to the point of implementation.

The study of cost surfaces eventually will lead to a classification of cost factors and model types which are invariant for given sets of electronic systems (or technologies). Specific cases then can be deduced from these invariant sets of surfaces, and with the appropriate boundary conditions which identify a given electronics module, appropriate mathematical equations can be formulated.

It is proposed then to undertake a study of the properties attributable to cost surfaces. A question such as: "Could hybrid microelectronics packaging technology be combined with conventional PWB packaging to form an entirely new type of electronics packaging methodology?", could be answered by taking representative surfaces for the two existing technologies and deforming them until they overlapped. If overlapping is obtained with a permissible deformation process, then the deformation parameters will be representative of those technological changes which make possible a unification of the two differing technologies. The development of cost surface analysis techniques will be extremely beneficial; especially in those fields of electronics where growth depends upon the convergence of several apparently-differing technologies.

2.2 TASK B - TAPE CHIP CARRIER (TCC) DEVELOPMENT

The emphasis over the past six months has been to continue refining existing processes, and to initiate new processes and equipment designs in order to improve yields, improve product reliability, and increase productivity. This expanded view of Task B and its goals resulted in faster, better, and more versatile methods for many of the tape and wafer fabrication steps.

The main approach has been to process at least three to ten tape strips at a time, of increased lengths ranging from 14 inches to three times that (or 42 inches), instead of the individual one-tape-at-a-time means. Still other approaches allow the initial processing of uncut tape carriers with special reel-to-reel stations. The usage of larger tanks provides the ability

to plate, develop, strip, and rinse more tape strips at a time, and in a manner which is more effective than that used before. Special film handling fixtures, ovens, hangers, cutters, splicers, and cleaning equipment now are either in use or being installed to better control and expedite the processes involved. Additionally, up-to-date digital-reading electronics equipment is being used, and wherever possible, standard 35-mm motion picture equipment is employed.

2.2.1 Tape Process Refinement

The general processing procedures for tape carriers basically remains the same, with changes made mainly with respect to the use of new, more effective equipment, and increased tape strip lengths. With reference to the block diagram of Figure 2-20, and beginning with the initial cleaning step, a reel-to-reel station (shown in Figure 2-21) is being used to run continuous uncut or other strip lengths as desired through special felt pads, saturated with a cleaning solution (Ammonium Persulfate); then onward through an atomized distilled water spray rinse (shown in Figure 22) or into a distilled water bath.

Tape Photolithography

The drying or photoresist prebaking of the tape can be done ten at a time, using any length up to 42 inches, within either the standard Blue M oven (shown in Figure 2-23A) or within the film drying oven (shown in Figure 2-23B), secured by means of a special hanger. These process improvements provide greater tape throughput with much less handling time, thereby permitting increased yields.

Roller-coating wet photoresist with the Gyrex Type 9 Microcoater remains the same as reported in the Interim Report⁽²⁾, (Figure 2-13, page 2-27), except that a fixture has been added (shown in Figure 2-24) which accepts 14-inch tape strips in lots of 10 for baking-on the photoresist, and for transporting the strips between labs. With this fixture, less oven space is needed, and less handling is required; but moreover, there is no more damage due to sliding strips. To better achieve the 14-inch-strip capability, a special cutter has been constructed (shown in Figure 2-25) to accept reels




Figure 2-20. Updated tape carrier process flow chart.




Figure 2-21. Tape chip carrier reel-to-reel pre-cleaning.





Figure 2-22. Atomized spray rinse station.



a. Ten tape carrier strips drying in Blue M oven



b. Ten tape carrier strips being processed in drying ovens

Figure 2-23. Improved tape carrier photoresist drying/pre-baking.




Figure 2-24. Wet-resist drying fixture.



Figure 2-25. Tape cutting fixture.

of tape as received from the vendor in lengths up to 1000 feet, to measure out the strip lengths desired, to repeatedly cut these strips square, and to hold the free end from the reel ready for the next cut. The cut strips are of equal lengths, and the entire cutting operation takes place in a much shorter time period, and with less handling.

Alternatively, a new concept of roller coating with 42-inch strips is being studied. The use of a transport tube (shown in Figure 2-26) will provide a means of holding 10 strips around a six-inch-diameter plastic opaque tube, utilizing another outer opaque cover for traveling between labs, for drying, and when etching. This tube concept will be reduced to practice during the potential follow-on program to be proposed as Supplementary Agreement No. 3.

The exposure station has been redesigned to accommodate a special vacuum frame (shown in Figure 2-27) which holds three of the 14-inch strips, and with more intense lamps replacing the previous 400-watt mercury vapor light source. Replacement of the mercury vapor lamp with a 4500-watt UV system has decreased the exposure time to less than half that required earlier (from 270 to 120 seconds). Usage of the new vacuum frame triples the throughput; but moreover, the three tape patterns etched into the frame provide the standard 35-mm sprockets and site supports to improve tape handling. This fixture also facilitates the use of 35-mm film photomasks, which are an attractive alternative to the usage of mylar sheet film photomasks, in that the former includes inherently-built-in alignment accuracy brought about by pre-punched sprocket holes. In addition, being of standard 35-mm film, they can be used for exposing tape by means of a closed-loop concept which permits hands-off, automatic program processing as shown in Figure 2-28. A digital LED displaying counter and opaque standard 35-mm leader tape are used here, together with photo-optical sensors (shown in Figure 2-29) to pick up the sprocket holes, to count between exposure frames, to count the number of sites exposed, and to shut off the system when the run is completed. This closed-loop concept is being investigated for implementation during the potential follow-on program to be proposed as Supplementary Agreement No. 3.




Figure 2-26. Proposed tape transport tube.




Figure 2-27. Three-strip vacuum-exposure frame.




Figure 2-28. Concept of automatic closed-loop 35-mm photomask and tape-chip-carrier exposure system.



Figure 2-29. Closed-loop 25-mm digital display and photo-optical infrared sensor

Large stainless steel tanks with temperature controls and a dry nitrogen bubbler agitation system have been added for wet photoresist development, dry photoresist development, photoresist removal, and spray rinsing (shown in Figure 2-30). Each tank is capable of handling 10 or more 14-inch tape strips at one time to improve productivity. Moreover, usage of controlled heat and agitation permits more uniform and repeatable development times. The purpose of the agitation system in the photoresist remover solution is to accelerate the process; again improving productivity.

Application of Shipley Type AZ1350J photoresist to the polyimide window to compensate for the "tent" effect (Interim Report⁽²⁾, paragraph 2.2.1, page 2-19) has been improved, both in its uniform coverage and its application speed. The liquid resist is applied by dispenser means to the five-mil stepped areas, rather than by hand brushing. A brush is used only for touch-up, and then with a single-stroke technique made possible by using window-size, 6-to-12-mm-wide brushes. Also, a new reel-to-reel tape handling station (shown in Figure 2-31), or a three-strip holding plate (shown in Figure 2-32) can be used. Both approaches reduce the handling time significantly, lessen damage, and thus again improve yield.

Photoresist postbaking has been reduced from 125°C to 100°C, and is followed immediately by the dry resist lamination. The new temperature was selected for its compatibility with the new window coating method, and to be compatible with the 100°C lamination temperature of the Riston Type 218R photoresist. By laminating immediately, the Riston conforms better to the geometric step of the window, giving better protection from the etchants in lead-defining later on. Although either 42-inch or 14-inch tape strips can be laminated, the shorter length has a wider alignment tolerance, and thus permits achievement of the best yield.

Tape Etching

Etching has remained unchanged with continued use of the Chemcut Model 547 Spray Etcher. Two designs are underway however, to improve productivity. The design of a tape strip holder for securing the longer 42-inch lengths eliminates many of the taping and cutting operations presently required. The proposed alternative design is to process reel-to-reel with the Western




Figure 2-30. Wet photoresist developing, dry photoresist developing, and co-resist removal stations.




Figure 2-31. Resist dispensing on continuous tape chip carriers with reel-to-reel station.

ORIGINAL PAGE
OF




Figure 2-32. Photoresist dispensing on tape chip carrier strips.



Figure 2-33. Western Technology Association Dynamil VRP50 spray etcher


Technology Association Dynamil VRP 50 Spray Etcher (shown in Figure 2-33), using pneumatic or hydraulic atomized spray heads, with a motorized 35-mm motion picture rewind system. Usage of the atomized spray for the etching and follow-on DI-water rinsing steps will reduce liquid spray pressure on the leads, thus reducing damage and increasing yield. The atomized spray has been evaluated, and will be installed as a standard processing technique during the time period to be proposed as Supplementary Agreement No. 3.

Visual inspection can be accomplished with separate tape strips, or as a continuous spliced length on a new reel-to-reel inspection station with a built-in 7-to-30X zoom microscope; built-in illuminator with intensity selection; adaptor selection for other IMI reels, standard 35-mm 400-foot reels, or 35-mm 1000-foot split reels and with either square, round, or core-type centers (shown in Figures 2-34A and 2-34B). This station increases productivity, and because handling is reduced, it also increases yield.


Tape Plating

A number of improvements have been made with respect to tape plating processes. These improvements result in better yield, and also in enhanced versatility. New gold and nickel plating tanks, complete with plating apparatus (shown in Figure 2-35), and an improved power control console shown in Figure 2-36) have been placed into operation for this purpose. Only the gold plating set-up currently is being utilized; both plating baths have been equipped to handle from six to ten 14-inch tape strips; to allow mixing of lead patterns; to provide capability for setting plating currents on an individual basis, and to utilize temperature-controlled quartz heaters in combination with recirculating pumps to provide more uniform plating coverage.

The concept of motorized tape-strip-holder agitation in each plating bath has been implemented to provide more uniform plating results, and the usage of liquid level sensors will prevent run losses caused by insufficient or unbalanced (evaporated) plating solutions. New Ph indication measurements now are used to assure better bath control, and all plating currents are indicated digitally and continuously to reduce meter reading errors. Separate ten-turn counting dial controls are provided, along with a ten-jack



a. Tape chip carrier visual inspection station for strips or continuous reel-to-reel usage



b. IMI reel, 35-mm 1000' split reel, and 400' standard 35-mm movie reel, with center adapters for reel interchangeability

Figure 2-34. TCC reel usage.




Figure 2-35. Improved plating tank set-up.






Figure 2-36. Plating control/power supply console.



a. Capacitance testing of etched tape strips



b. Measuring contact resistance of mounted tape strips with a Fluke Type 8502A resistance bridge

Figure 2-37. Plating set-up/monitoring equipment.

control panel for individualized selection and control of specific tape types. A capacitance test fixture (shown in Figure 2-37A) is being utilized to sense the etched pattern area so that initial plating current requirements may be determined more accurately. A Fluke Type 8502A Digital Multimeter (shown in Figure 2-37B) is being used to monitor reductions in current which are required for accurate plating control. Along with these measuring devices, three instruments are being used to check plated thicknesses so that specific plating time requirements may be determined. These include the Zeiss Light Section Microscope (shown in Figure 2-38), the Sloan Dektak (shown in Figure 2-39), and the Type DD-700 Betascope (shown in Figure 2-40).

In an effort to further increase yield, the basic Honeywell-designed plating rack (shown in the Interim Report⁽²⁾, Figure 2-14, page 2-27) currently is being redesigned, as indicated in Figure 2-41, to provide four additional plating positions (so as to be compatible with the ten-strip processing methodologies), to provide better individual contact capability, to be compatible with the ten-jack control panel circuitry, and to provide a hingeable Velcro-strip latching cover for quicker and less damaging loading and unloading operations.

Hughes tape chip carriers currently are being produced satisfactorily with only gold plating over the etched copper. The addition of a one-micron-thick plated nickel layer between the copper and the gold is being investigated however, for the purpose of preventing possible inter-diffusion of the gold and the copper, thus assuring lead integrity under potentially-adverse environmental conditions. A continuing investigation involving pull-strength testing of chips gang-bonded to tape chip carriers and to hermetic chip carriers will serve to determine whether addition of the nickel barrier layer will provide the best reliability and yield.

The reel-to-reel station is utilized again for final visual inspection. Designs currently are being made however, to co-reel etched and plated tape onto the standard IMI reel (shown in Figure 2-42), along with 35-mm standard movie leader utilized as a separator. A splicing station (shown in Figure 2-43) is utilized to connect all completed and acceptable strips into a continuous strip. Much time is saved and potentially-damaging handling is




Figure 2-38. Plating thickness measurement with a Zeiss light section microscope.

Figure 2-39. Plating thickness measurement with a Sloan "Dek-Tak" instrument.




Figure 2-40. Plating thickness measurement with a Model DD 700 Betascope.




Figure 2-41. Improved plating rack design




Figure 2 42. Co-reeling completed etched and plated tape chip carriers with 35 mm separator film.




Figure 2 43. Splicing of completed tape strips with 35 mm leader film.




Figure 2 44. Tape, leader/separator film, and finished TCC storage.

reduced as a result of utilizing co-reeling and splicing techniques; the tapes are:

1. Now easily and safely stored within standard film cans (shown in Figure 2-44),
2. Take up minimum storage space, and
3. Are immediately available for use on the IMI Model 207 Inner-Lead Bonder.

Wafer Bump Process Refinement

Fabrication of a fountain-type plater (discussed in the Interim Report⁽²⁾, Paragraph 2.2.2, pages 2-28/2-29) is progressing well. The major initial in-house design work has been completed, and assembly is in progress, as shown in Figure 2-45. The plater comprises three fountain stations, all fed from a non-filtered pump through three individual flow meters. Two cups or fountains accept either three-inch or four-inch-diameter silicon wafers; the third cup is intended for any wafer three inches or less in size. Usable remnants which may be broken from expensive large wafer patterns (or which may be shipped in mixed form by semiconductor suppliers desiring to suppress their yield information), thus can be utilized effectively. Usage of smaller wafer sections is made possible by multiple wiring of parallel-connected individually-spring-loaded contacts, as shown in Figure 2-46. Other special features to improve bump uniformity, to minimize height variation, and to promote good bump shaping, include the following:

1. An entrance chamber to create a more even and regulated pressure source,
2. A finely-perforated baffle to partially regulate the pressure; and to provide a uniform vertical flow rate across the inner tube area, upward through the anode screen, and onto the wafer, and
3. Large peripheral exit holes to assure more-uniform flow rate across the full wafer surfaces.

These improvements are shown in the diagram of Figure 2-46.

Outer anode contacts provide electrical connection without introducing contaminating contact materials which could affect the hardness (and thus the bond-ability) of the plated bumps. A secondary pumping system includes in-line filters to recirculate the plating solution continuously, and to remove




Figure 2-45. Wafer fountain plating station.




Figure 2-46. Fountain plater cup with spring contacts and peripheral exits for electrolyte flow

loose particles. This system (shown in Figure 2-47) pumps the solution around the outside of the three cups and around a quartz heater. This outer-bath circulation permits usage of a single heater for all the fountains. In addition, the outer bath acts as a buffer to the natural atmosphere temperature changes, and to the temperature changes of the cycling heater. As an added safety feature, this outer bath is used to sense and thermostatically control the temperature, and also to provide a level below which the system automatically will shut off. The result will be fewer unplated or thinly-plated bumps, currently caused by particulate contamination.

Currently, studies are continuing in an effort to improve adherence of the dry-resist pattern-plating film. There have been some lifting problems, contributing to partial loss of otherwise good chips. It is felt that a 100°C preheating technique should be used on the wafer in a manner similar to that utilized for tape carrier strips (Figure 2-20, step 13). In addition, other cleaning and drying methods may be used. The need for these latter improvements is based on results of research studies of thin film deposition precleaning techniques. Toward this end, a cascade rinse station, shown in Figure 2-48, currently is being added.

2.2.2 ILB Process Refinement

During the time period covered by Supplementary Agreement No. 2, Hughes received a Model-207 production-grade Inner-Lead Bonder, purchased from International Micro Industries (IMI), Cherry Hill, New Jersey as a capital equipment item. This equipment, shown in Figure 2-49A, was selected over the more-widely-used Jade Corporation inner-lead bonder after a thorough competitive evaluation involving relative versatility, flexibility, adaptability to hybrid microcircuit applications, operational reliability, and overall effectiveness. The close-up view of Figure 2-49B shows a bumped wafer in place, with the matching tape carrier strip superimposed in the film carriage.

Checkout activities related to this machine were initiated during the first six-month period of this follow-on program, and have been continued at a relatively low level during the latter six-month period. Current Hughes tape chip carrier applications require only small quantities of inner-lead-bonded semiconductor devices. This minimized initial need to date has tended




Figure 2-47. Fountain plater recirculation and filtering system.






Figure 2-48. Cascade method of wafer rinsing.

ORIGINAL PAGE IS
OF POOR QUALITY



a) OVERALL VIEW



b) CLOSE-UP OPERATING VIEW

Figure 2-49. IMI Model-207 inner-lead bonder.

to discourage strong investment of relatively limited manpower toward detailed checkout of equipment which already has been proven effective in small quantity applications. As Hughes internal needs increase, ILB process refinement will be expanded.

2.2.3 OLB Process Refinement

During the time period covered by Supplementary Agreement No. 2, the combination excise/forming tool diagrammed in Figure 2-50 was designed and ordered through the Hughes Industrial Product Division (IPD), Carlsbad, California. An assembly drawing of this tool (which was delivered during August, 1979) is shown in Figure 2-51.

Hughes has procured a manual Outer-Lead Bonder from IPD. This bonder, shown in Figure 2-52, may be used in either a pulse-reflow-solder or a thermocompression-bonding mode. It utilizes a Hughes thermocouple-controlled AC power supply and a Hughes welding head fitted with a tungsten-carbide square-ring bonding tool. The unit is designed to supply a controlled "Time-At-Temperature" heating pulse, with separate time, temperature, and force adjustments. Its operation, shown in the close-up of photograph of Figure 2-53, involves vacuum pick-up of the "spider" (excised chip with formed tape-carrier leads attached); placement of the substrate (in this case represented by the hermetic chip carrier) through light-beam alignment; and outer-lead bonding by foot-pedal action: as the foot pedal is depressed, the vacuum quill and surrounding collet is lowered until the "spider" die makes contact with the substrate, on which an appropriately-located "dot" of epoxy has been placed. As the pedal is depressed further, the collet makes contact around the OLB lead periphery, and sufficient pressure is applied to activate the digitally-timed power supply, either in a pulse-reflow-solder or thermocompression bonding mode. After pre-set heat and pressure is applied to make the bond, the preprogrammed power supply turns off, and cooling action takes place. At this time, the pedal is released, and the next "spider" assembly may be aligned for vacuum pick-up. A typical outer-lead-bond to a thin film gold metallization pattern requires a tool temperature of 450°C, pulsed for one second at 17,000 psi per bump. Stage heating need not be used in this outer-lead bonding process.




Figure 2-50. Combination excise/forming tool operation diagram




Figure 2-51. Combination excise/forming tool-assembly drawing




Figure 2-52. Hughes-IPD manual outer-lead bonder.




Figure 2-53. Close-up operation of Hughes-IPD manual outer-lead bonder.

This OLB concept readily will be adaptable to semi-automatic operation when capital funding becomes available. Hughes OLB activities currently are confined to those which can be accomplished with the manual unit. Appropriate tools have been ordered to demonstrate OLB processing of the semiconductor devices listed as A, B, C, and D in Table 1-1. The remaining OLB tools (including those required to demonstrate TCC processing of STAR devices) will be procured as the need arises for their use.

2.2.3.1 Pull-Test Results with Chips Mounted in Hermetic Chip Carriers

During the first six-month effort under Supplementary Agreement No. 2, Hughes Type HCMP 1824 wafers (32 x 8 Static RAMS) were bumped, inner-lead-bonded, excised, and outer-lead-bonded to standard 24-lead commercial-style hermetic chip carriers to form pull test samples. The bumped wafers exhibited a 75-to-90-gram bump shear strength, with all failures occurring as chip-outs in the silicon beneath each bump.

The size of the chip is 0.117 in. x 0.156 in., leaving a lead span of 70 to 105 mils within the chip carrier. Lead widths at inner ends varied from 4.0 to 4.5 mils. Double-bond pull testing was performed at a rate of four grams-per-second, with the hook gripping in the center of the span. The mean pull strength of 122 leads was 53.2 grams, with a standard deviation of 12.6 grams (n-1 weighting). A histogram of the data is shown in Figure 2-54. A majority of the pull strength failures occurred in the lead itself, with only one bond lifting from the chip carrier pad at 45.6 grams. Other modes of failure included lifting at the inner bond, bump shearing at the thin film interface, and chipping of the silicon beneath the bump.

2.2.4 Test/Burn-In Process Refinement

All tape designs for semiconductor devices (listed in Table 1-1) utilized as investigative vehicles under this program include provisions for burn-in and functional testing after ILB, as discussed in Paragraph 2.2.5, page 2-54 of Report No. P78-549. The manual punch-out tools shown in Figure 2-55a and 2-55b are used to remove tape metallization shorts, and appropriate wire bonds are added where required. An example of the TCC tape punch-out sequence and resulting interconnections for plating, burn-in testing, and functional testing required for a typical CMOS device, is shown





Figure 2-54. Double-bond pull test distribution — 1824 static ram in 24-pad HCC package.



a) TOOL/DIE PUNCH-OUT SET – BENCH-TOP MOUNTING



b) HAND-OPERATED PUNCH-OUT TOOL

Figure 2-55. Manual punch-out tools.


in Table 2-8 and illustrated in Figure 2-56. Time/funding limitations prevented detailed investigation and demonstration of burn-in/functional testing during this Supplementary-Agreement No. -2 time period. Such demonstrations are vital to TCC technology implementation in many hybrid microelectronics applications. For this reason, any follow-on program proposed by Hughes for a potential Supplementary Agreement No. 3 will be based strongly on refining and demonstrating effectiveness related to testing/burn-in aspects of the semiconductor devices mounted on tape chip carriers.

2.2.5 Hybrid Microcircuit Applications

A Hughes-designed Digital Correlator Hybrid Microcircuit (Part No. 1040568) used on an advanced-technology Air Force communications system has been selected for the first TCC process demonstration circuit



TABLE 2-8. EXAMPLE OF TCC TAPE PUNCH-OUT CONNECTION SEQUENCE (TYPE 342 CMOS DIGITAL CORRELATOR)

Condition No.	Description	Pattern Punch-Out and Wire-Bond Connections	Remarks
1.	Original Tape Pattern (Figure 2-23a)	None	All metallization electrically interconnected to permit electrolytic gold plating
2.	Burn-in Tape Pattern (Figure 2-23b)	Positions "A" Punched Out. Wire Bonds "X-X" Connected.	Interconnections remain for burn-in testing. Bias Voltages: 5 volts from outside bar to ground; 10 volts from inside bar to ground.
3.	Functional Test Tape Pattern (Figure 2-23c)	Positions "B" Punched Out. All Wire Bonds Broken.	Probe Pins apply a +5-volt signal between pad 3 and ground (pads 4, 13, 23, and 31); a -5-volt signal between pad 24 and ground; and a +10-volt signal between pads 1/2/20/21/22 and ground. Functional test outputs appear as specified levels at appropriately-numbered clock and signal pads.



A. PLATING INTERCONNECTIONS

B. PREPARATION FOR BURN-IN



C. ADDITIONAL PREPARATION FOR FUNCTIONAL TEST AFTER BURN-IN.

REMOVE WIRE BONDS (X - X of FIGURE 2-56B)

Figure 2-56. Tape Punch-out sequence.

under this program. As shown in the schematic diagram of Figure 2-57, this microcircuit is an excellent example to illustrate the economic need for TCC technology, since a single relatively complex CMOS LSI device (Hughes Type 1037342) is utilized ten times. The conventionally-wire-bonded version, shown in Figure 2-58, currently is being fabricated in the Hughes-Newport Beach SSPD Hybrid Microcircuit Laboratory. First-pass yield rates typically are less than 50 percent, since the chips cannot be characterized functionally in a cost-effective manner prior to microcircuit assembly.

Mechanically-satisfactory Type 342 wafers were bumped during the first six-month time period under Supplementary-Agreement No. 2, as illustrated in Figures 2-59a and 2-59b. The first-iteration patterned tape for this application is shown in Figure 2-60; this same tape is shown superimposed over the matching bumped wafer in Figure 2-61.

Several shortcomings were noted in this first-iteration tape pattern: the longer diagonally-patterned runs were too narrow to achieve the ruggedness of structure normally associated with tape carrier leads. In addition, overlay checkout between the ceramic-based interconnection network and the tape carrier network patterns was insufficient to prevent a minor offset condition. For these reasons, a second-iteration tape carrier layout was designed and fabricated.

The single-layer thin film interconnection network (substrate) currently being utilized (Figure 2-58) has been replaced by an equivalent multilayer thick film network; the two metallization patterns and the dielectric pattern for this network are shown in Figure 2-62; a photograph of the completed multilayer network is shown in Figure 2-63. During the second six-month time period under this program, the ILB, excising, forming, and OLB efforts necessary to fabricate mechanical samples resulted in the tape-mounted digital correlator chips shown in Figure 2-64, and the completed digital correlator unit shown in Figure 2-65. Electrically-operating versions will be fabricated, and comparative yields between the TCC and wired versions will be evaluated during the potential follow-on program which will be proposed by Hughes as Supplementary Agreement No. 3.




2-14




Figure 2-58. Conventionally wire-bonded version of type 1040568 Digital Correlator microcircuit

ORIGINAL - PAGE 13
OF POOR QUALITY



a. FULL WAFER VIEW



b. CLOSE-UP VIEW

Figure 2-59. Bumped Type 342 CMOS digital correlator wafer.




Figure 2-60. Tape carrier patterned for Type 342 LSI devices.







Figure 2-61. Tape carrier for Type 342 devices shown superimposed over matching bumped wafer



FIRST CONDUCTOR



DIELECTRIC



SECOND CONDUCTOR

Figure 2-62. Metallization/dielectric patterns for Type 1040568 digital correlator multilayer thick film interconnection network.






Figure 2-63. Screened/Fired multilayer network for digital correlator.




a. TAPE MOUNTED
CHIP




b. CLOSE UP VIEW

Figure 2-64. Tape-mounted digital correlator chip.



a. OVERALL VIEW

b. CLOSE UP VIEW



ORIGINAL PAGE IS
OF POOR QUALITY

Figure 2-65. Completed digital correlator hybrid microcircuit (mechanical).

2.2.6 STAR Wafer Application

During November, 1978 telephone conversations, cognizant MSFC personnel agreed to supply mechanical wafers and pad location masks so that Hughes wafer bumping activities on STAR devices could be initiated.

For the initial baseline concept, it was envisioned that 84-pad hermetic chip carriers (HCCs) would be used. The layout drawing of this HCC package (Figure 2-66) shows a 0.470-inch square cavity.

It was planned that gold-bumped STAR devices were to be bonded eutectically within the HCC package cavity during the Supplementary-Agreement-No. -2 time period, using either gold-silicon or gold-germanium preforms; after which one-mil gold wire interconnections were to have been made (both chip-to-chip and chip-to-package bonding shelf) by means of the Hughes Model 1460 Semi-Automatic Wire Bonder.

Eight 1.5-inch-diameter 38-pad STAR mechanical wafers were received from MSFC on 12 January 1979, together with metallization masks on 2-inch x 2-inch glass plates. During a January, 1979 visit by MSFC personnel to Hughes-Newport Beach, program progress was discussed. It was pointed out that 3-inch x 3-inch masks are required to match currently-used Hughes aligners for wafer bumping, and that these masks should include pad metallization locations/sizes only; the scribe lines and/or actual interconnection metallization which appeared on the masks received from MSFC were to be deleted to avoid excess gold plating in unwanted areas.

A second shipment comprising 3-inch x 3-inch masks was received on 22 January 1979, but these also included the scribe lines/metallization patterns. During subsequent telephone conferences with cognizant MSFC personnel, it was determined that the correct masks indeed were available; and that they would be shipped within several days. In the meantime, the wafers themselves had been sputter-coated with tungsten-titanium/gold. They were to be dry-resist-laminated, and then placed on "hold" pending receipt of the proper bump plating masks, expected early in February.

Corrected pad masks for the 38-pad STAR mechanical wafers were received from MSFC on 5 February 1979. The eight 1.5-inch wafers which had been received from MSFC on 12 January, and coated at Hughes with tungsten-titanium/gold, developed micro-cracks, and some actually were

2.2.6 STAR Wafer Application

During November, 1978 telephone conversations, cognizant MSFC personnel agreed to supply mechanical wafers and pad location masks so that Hughes wafer bumping activities on STAR devices could be initiated.

For the initial baseline concept, it was envisioned that 84-pad hermetic chip carriers (HCCs) would be used. The layout drawing of this HCC package (Figure 2-66) shows a 0.470-inch square cavity.

It was planned that gold-bumped STAR devices were to be bonded eutectically within the HCC package cavity during the Supplementary-Agreement-No. -2 time period, using either gold-silicon or gold-germanium preforms; after which one-mil gold wire interconnections were to have been made (both chip-to-chip and chip-to-package bonding shelf) by means of the Hughes Model 1460 Semi-Automatic Wire Bonder.

Eight 1.5-inch-diameter 38-pad STAR mechanical wafers were received from MSFC on 12 January 1979, together with metallization masks on 2-inch x 2-inch glass plates. During a January, 1979 visit by MSFC personnel to Hughes-Newport Beach, program progress was discussed. It was pointed out that 3-inch x 3-inch masks are required to match currently-used Hughes aligners for wafer bumping, and that these masks should include pad metallization locations/sizes only; the scribe lines and/or actual interconnection metallization which appeared on the masks received from MSFC were to be deleted to avoid excess gold plating in unwanted areas.

A second shipment comprising 3-inch x 3-inch masks was received on 22 January 1979, but these also included the scribe lines/metallization patterns. During subsequent telephone conferences with cognizant MSFC personnel, it was determined that the correct masks indeed were available; and that they would be shipped within several days. In the meantime, the wafers themselves had been sputter-coated with tungsten-titanium/gold. They were to be dry-resist-laminated, and then placed on "hold" pending receipt of the proper bump plating masks, expected early in February.

Corrected pad masks for the 38-pad STAR mechanical wafers were received from MSFC on 5 February 1979. The eight 1.5-inch wafers which had been received from MSFC on 12 January, and coated at Hughes with tungsten-titanium/gold, developed micro-cracks, and some actually were



broken. Others broke after dry-resist lamination; a process which generally does not cause wafer breakage. The eight-to-ten-mil nominal thickness of these 1.5-inch-diameter wafers apparently contributes to their relative brittleness in comparison to the 2-1/4-inch, 3-inch, and/or 4-inch wafers normally subjected to the wafer bumping process (nominally 12-to-20-mils in thickness).

Attempts were made to align larger wafer portions, so as to yield initial bumped chips. This proved to be impractical however, and additional wafers were requested from MSFC.


These additional mechanical wafers, received during April, 1979, were handled with extra precautions to preclude breakage. Bumping of these wafers has been initiated; completion will be scheduled to assure mechanical checkout prior to receipt of electrically-operating wafers during potential follow-on efforts to be proposed under Supplementary Agreement No. 3.

Time and funding considerations have precluded further effort related to STAR devices under Supplementary Agreement No. 2. In connection with potential follow-on efforts to be proposed for Supplementary Agreement No. 3, the wafers will be sawed (using processing discussed in Report No. P78-549⁽¹⁾, Paragraph 2.2.2, page 2-43), and individual chips will be bonded eutectically within the 84-pad hermetic chip carrier as discussed above. Thermosonically-bonded one-mil gold wire will form interconnections between chips, and between the chips and package. The gold bumps on the chips will permit monometallic (gold-to-gold) interconnection bonding; this will eliminate the possibility of gold-aluminum intermetallic formation and associated problems. The wafers will be checked out for electrical continuity (open/shorts) after bumping and before assembly.

Wafer dicing and assembly will take place after these preliminary tests have been completed, so that testing may be performed at the package level.

2.2.7 Improved Packaging Recommendations

A method for improved packaging of bumped STAR chips from tape carriers will be utilized under potential follow-on programs to be proposed by Hughes. As indicated in Figure 2-67, this approach involves hermetic



- IC's ARE BUMPED, PLACED ON TAPE, TESTED, SCREENED.
- GOOD IC's (ON TAPE) ARE EXCISED, PICKED AND PLACED INTO PACKAGE.
- STANDARD INTERCONNECT PACKAGES CONTAIN "INTERCONNECT ISLANDS" TO ACCOMMODATE ADJACENT TAPED IC's.
- STANDARD PACKAGES TO BE AVAILABLE IN STEPS SUCH AS 2 X 2, 3 X 3, 4 X 4, ETC.





Figure 2-67. Proposed STAR standard packaging.

chip carriers which will be prepared by the addition of special interconnect islands. These ceramic islands, previously metallized with interconnection pads and brazed within the package cavities, will serve as receptors for the outer-lead bonding of pretested "spider" assemblies after they have been excised from tape carriers.

Approaches such as this will aid in bringing about practical applications for the STAR concept under development at MSFS. Further Hughes proposals will address problems of this nature; packaging approaches such as this will provide viable solutions to problems involving cost-factors determination related to electronic subsystems utilizing LSI microcircuits such as STAR.

APPENDIX A
REFERENCES

1. "Design, Processing and Testing of LSI Arrays, Hybrid Microelectronics Task", Final Report, Contract No. NAS8-32607, August, 1978. (HAC Ref. No. E07711)
2. Design, Processing and Testing of LSI Arrays - Hybrid Microelectronics Task, Semiannual Report (March, 1979), NASA Contract NAS8-32607 (HAC Ref. No. E07711); paragraph 2.2.1, pages 2-3 through 2-15.
3. TIC No. 7631.10/187, Leadless Ceramic Chip Carrier Cost Analysis.

APPENDIX B

HYBRID MICROELECTRONICS - COMPUTER PROGRAM TO
CALCULATE SINGLE VALUED HYBRID COSTS

```

00100 C "HYBRID MICROELECTRONICS; Cost Modeling Program"
00200 IMPLICIT REAL(K,L)
00300 C This program computes the following values and
00400 C outputs them at the terminal and into the data
00500 C file HYBRID.DAT:
00600 10 FORMAT (/,' Complexity factor CC = ', F4.2,/)
00700 20 FORMAT (' Substrate fabrication cost C''SP
00800 2 = $ ', F6.2,/)
00900 30 FORMAT (' Assembly cost C''AT
01000 2 = $ ', F8.2,/)
01100 40 FORMAT (' Recurring material cost CM = $ ', F6.2,/)
01200 50 FORMAT (' Total hybrid cost = $ ', F8.2,/)
01300 60 FORMAT (' Tape chip carrier cost differential
01400 2CTCC = $ ', F8.2,/)
01500 70 FORMAT (' Total hybrid cost with tape chip
01600 2carrier = $ ', F8.2)
01700 C
01800 80 FORMAT (/,' HYBRID MICROELECTRONICS MANUFACTURE: ')
01900 90 FORMAT (' Add computations based on tape chip carrier
02000 2 (TCC) technology? ',/,5X, ' (YES or NO); ', $)
02100 100 FORMAT (5X,' Alternate case: Tape Chip Carrier ',/)
02200 110 FORMAT (5X,' Alternate case selected: ',/,5X,
02300 2' Effect of tape chip carrier (TCC) technology ',
02400 3/,5X, ' on hybrid manufacturing cost: ',/)
02500 120 FORMAT (A5)
02600 130 FORMAT (' TCC included ')
02700 140 FORMAT (' TCC not included ')
02800 TYPE 90
02900 ACCEPT 120,CASE
03000 IF (CASE,EQ,'YES')TYPE 130
03100 IF (CASE,EQ,'NO')TYPE 140
03200 C
03300 C I. GENERAL COST FACTORS
03400 BETA = .0,4 ! Production volume exponent
03500 GAMMA=2,S ! Production facility factor
03600 P1=9 ! Non-recurring developmental costs ;
03700 C developmental-to-manufacturing cost ratio
03800 P2=3 ! Non-recurring manufacturing costs;
03900 C non-recurring to recurring manuf. cost ratio
04000 V=10 ! Number of hybrids produced per year
04100 WR=12 ! Wage rate, dollars
04200 C
04300 C II. SUBSTRATE FABRICATION
04400 C VALUES OF CONSTANTS AND PARAMETERS ;
04500 C (STDH = Standard hours)
04600 C Constants:
04700 COS=30 ! Substrate material, dollars
04800 COE=0,124 ! Circuit processing, STDH
04900 KT=0,205 ! Resistor trimming, STDH x sq. in.
05000 KQC=0,072 ! Resistor trimming, STDH
05100 KPRQC=0,072 ! K'QC, Quality control (QC) inspection
05200 C factor, non-dimensional
05300 C Parameters:
05400 APR =1 ! a', Number of reworks before resistor trimming
05500 BPR =0 ! b', Number of reworks after resistor trimming
05600 AREA = 1,3125 ! Substrate area, square inches
05700 NC=45 ! Total number of chips
05800 DELTAC = NC/AREA ! No. of chips/square inch
05900 NR=30 ! Total number of resistors
06000 DELTAR = NR/AREA ! No. of resistors/sq. in.

```

```

06100      DELTSR=5.4E-4  ! Delta=SR, area of resistor hybrid area
06200      TR=5           ! Inverse of tolerance
06300      SZ=0.5         ! Hybrid size factor
06400      DELTAP = 16    ! Number of pads on IC
06500      DEPMAX=14      ! Delta=Pmax, maximum no. of pads on IC
06600      LW=0.75        ! Line width factor
06700      CC=.0055*(DELTAC+DELTAR)+.0071*DEPMAX**1.1
06800      C              ! (Hybrid complexity factor [Medium complexity])
06900      C              ! FABRICATION STEPS:
07000      CS = CCS*SZ     ! Substrate material cost
07100      CP = CQE*CC*LW  ! Circuit photoetching processing
07200      CQC = KQC*CC*SZ ! QC inspection cost (I)
07300      CPRQC = KPRQC*CC*SZ ! QC inspection cost (II)
07400      CU = 0.024     ! Cutting substrate to size
07500      CRT = KT*DELTSR*DELTAR*TR ! Resistor trimming
07600      C              ! Substrate fabrication cost, volume-independent:
07700      CSP = (1+APR+BPR)*(CS+(CP+CPRQC)*WR)
07800      2              ! +((1+BPR)*(CU+CRT+CQC))*WR
07900      C              ! Substrate fabrication cost C'SP, volume-dependent:
08000      CPRSP = CSP*(P1+P2+1)*CC*GAMMA*V**BETA
08100      C
08200      C              ! III. A S S E M B L Y   A N D   T E S T I N G
08300      C              ! VALUES OF CONSTANTS AND PARAMETERS :
08400      C              ! Constants:
08500      COPT=0.033      ! Pre-tin, STDH
08600      ALPHA =9.5E-3   ! Chip bonding, STDH
08700      B = 6.6E-4      ! b, Wire bonding constant, STDH
08800      D=0.0033        ! d, Non-destructive pull test, STDH
08900      KQC1=0.086      ! Pre-seal QC inspection, STDH
09000      G=0.95          ! g, Pre-seal electrical test, STDH
09100      GPR=1.2          ! g', Pre-seal troubleshooting, STDH
09200      H=0.025         ! h, Pre-seal rework, STDH
09300      KQC2=0.51       ! Pre-seal QC inspection, STDH
09400      L=0.186         ! Proportional constant, sealing, STDH
09500      GPR2=1.38       ! g'', Post-seal troubleshooting, STDH
09600      HPR=0.044       ! h', Rework after sealing, STDH
09700      KQC3=0.02       ! Final QC inspection factor, STDH
09800      C              ! Parameters:
09900      NTRJ=480 ! Total no. of transistor junctions of ICs
10000      NTRD=13 ! Total number of transistors and diodes
10100      NCAP=20 ! Total number of capacitors
10200      NCIC=12 ! Total number of ICs
10300      NWH=640 ! Total number of bonds
10400      TY=1 ! Package type (Butterfly = 2; HAC=PAC = 1)
10500      Q=10000 ! Number of packages per lot
10600      CLPR=1.70 ! C'L, Average cost of a package lid, dollars
10700      N = 10 ! n, Number of reworks before sealing
10800      NPR = 1 ! n', Number of reworks after sealing
10900      M=1 ! m, Die attachment factor
11000      C              ! (1 = epoxy; 2 = molytab)
11100      F=0.4 ! f, Fraction of other connections
11200      R=1 ! r, Reliability level factor
11300      AVNTRJ=40 ! Average no. of transistor junctions/chips
11400      G1=0.1 ! g1, Fraction of chips reworked before sealing
11500      G2=0.05 ! g2, Fraction of bonds reworked before sealing
11600      G1PR=0.02 ! g'1, Fraction of chips reworked after sealing
11700      G2PR=0.004 ! g'2, Fraction of bonds reworked after sealing
11800      CLR=0.2 ! Rework due to lid substitution, STDH
11900      CTT=0.22 ! Acceptance test, STDH
12000      C              ! ASSEMBLY STEPS:

```



```

12100 C      Pre-tinning cost:
12200 CPT = SZ*COPT
12300 C      Substrate bonding:
12400 CBS = 0,12
12500 C      Chip bonding cost:
12600 CBC = M*ALPHA*NC
12700 C      Wire bonding cost:
12800 CWB = B*((DELTAP*NCIC+2*(NTRD+NCAP))*(1+F))
12900 C      Non-destructive pull test:
13000 CND = D*(R*NWB)
13100 C      Visual QC inspection before sealing:
13200 CQC1 = KQC1*CC*SZ
13300 C      Electrical testing before sealing:
13400 CEPS = N*G*AVNTRJ**0,1*CC
13500 C      Troubleshooting before sealing:
13600 CTRQB = N*GPR*AVNTRJ**0,1*CC
13700 C      Reworking before sealing:
13800 CRWB = N*H*(G1*NC+G2*NWB)
13900 C      2nd visual QC inspection before sealing:
14000 CQC2 = KQC2*CC*SZ
14100 C      Sealing cost:
14200 CSL = L*SZ
14300 C      Acceptance test after sealing:
14400 CACT = R*CTT
14500 C      Troubleshooting after sealing:
14600 CTRQA = NPR*GPR2*AVNTRJ**0,1*CC
14700 C      Reworking after sealing:
14800 CRWA = NPR*(HPR*(G1PR*NC+G2PR*NWB)+CLR)
14900 C      Final quality control inspection:
15000 CQC3 = KQC3*SZ
15100 C      Other steps:
15200 CD = 0,25
15300 C      Assembly cost, volume-independent:
15400 CAT = (CPT+CBS+CBC+CWB+CND+CQC1+CEPS+CTRQB+CRWB
15500 2      +CQC2+CSL+CACT+CTRQA+CRWA+CQC3+CD)*WR
15600 C      Assembly cost CAT, volume-dependent:
15700 CPRAT = CAT*(P1+P2+1)*CC*GAMMA*V**BETA
15800 C
15900 C      IV. RECURRING MATERIAL COST
16000 CP=23*TY*SZ*EXP(-7F-6*Q) | Package cost
16100 CCC=0,13*NTRJ+0,80*NTRD | Chip cost
16200 2      +1,6*NCAP
16300 CL=NPR*CLPR | Package lid cost
16400 CM=CP+CCC+CL
16500 IF (CASE,EQ,'NO')GO TO 200
16600 C
16700 C      V. TAPE CHIP CARRIER COST FACTORS
16800 C      Substitutions:
16900 C      CEPS >> (0,7)CEPS
17000 C      CRWB >> (0,6)CRWB
17100 C      CBC >> (0,9)CBC
17200 C      CWB >> (0,5)CWB
17300 C      CND >> (0,3)CND
17400 U = 2,75E-2 | u, Chip testing constant, STDH
17500 CTC = U*NCIC | Chip testing cost with TCC
17600 UB = 9,5E-2 | uB, Cost of bumping one chip, $
17700 CBP = UB*NCIC | Bumping cost, dollars
17800 C      Cost differential of tape chip carrier:
17900 CTCC = (((0,7-1)*CEPS+(0,6-1)*CRWB+(0,9-1)*CBC
18000 2      +(0,5-1)*CWB+(0,3-1)*CND+CTC)*WR+CPB)

```

```

18100      3      *(P1+P2+1)*V**BETA
18200      C
18300      C      VI, T O T A L   H Y B R I D   C O S T
18400      CH=CTCC+CPRSP+CPRAT      ! With TCC
18500      200      COST=CM+CPRSP+CPRAT
18600      C
18700      TYPE 10,CC
18800      TYPE 20,CPRSP
18900      TYPE 30,CPRAT
19000      TYPE 40,CM
19100      TYPE 50,COST
19200      OPEN (UNIT=21,DEVICE=DSK,FILE='HYBRID,DAT')
19300      WRITE(21,80)
19400      WRITE(21,10)CC
19500      WRITE(21,20)CPRSP
19600      WRITE(21,30)CPRAT
19700      WRITE(21,40)CM
19800      WRITE(21,50)COST
19900      IF(CASE,EQ,'NO')GO TO 300
20000      TYPE 100
20100      TYPE 60,CTCC
20200      TYPE 70,CH
20300      WRITE(21,110)
20400      WRITE(21,60)CTCC
20500      WRITE(21,70)CH
20600      300      END

```

APPENDIX C

HYBRID MICROELECTRONICS - COMPUTER PROGRAM TO
CALCULATE HYBRID COST MATRICES FOR THE
GENERATION OF COST SURFACES

```

00100 C "HYBRID MICROELECTRONICS: Matrix Program"
00200 C This program generates a matrix to be used to plot
00300 C hybrid microelectronics fabrication costs as a function
00400 C of two variables (selected fabrication cost factors)
00500 C on a 3D surface using the Thermal Process of the
00600 C Analysis subsystem of CAD.
00700 C (Fortran subroutine called: DCDFIL; execute command:
00800 C EXECUTE HYBMAT.FOR,REL:SUB/L17)
00900 C IMPLICIT REAL(K,L)
01000 C INTEGER IFLU,I,J
01100 C DIMENSION IPPN(3), FNAME(5)
01200 C DIMENSION COST(50,50)
01300 C REAL*8 FILNAM
01400 C DATA IFLU/20/
01500 10 FORMAT (/5X," HYBRID MICROELECTRONICS MANUFACTURE:
01600 C 2Matrix Generation ")
01700 20 FORMAT (" Enter output file name : ", 5)
01800 30 FORMAT (5A5)
01900 40 FORMAT ("!TEST")
02000 50 FORMAT (5GG)
02100 60 FORMAT ("**")
02200 C TYPE 10
02300 C TYPE 20
02400 C ACCEPT 30, FNAME
02500 C CALL DCDFIL (FNAME, "DAT", FILNAM, IPPN)
02600 C OPEN (UNIT=IFLU, ACCESS="SEQUENT", MODE="ASCII",
02700 C IFILE=FILNAM, DIRECTORY=IPPN, DISPOSE="SAVE")
02800 C WRITE(IFLU,40)
02900 C DO 100 I=1,50
03000 C DO 100 J=1,50
03100 C NC=5*I
03200 C V=J*2
03300 C I. GENERAL COST FACTORS
03400 C BETA = -0.4 ! Production volume exponent
03500 C GAMMA=2.5 ! Production facility factor
03600 C P1=1 ! Non-recurring developmental costs :
03700 C developmental-to-manufacturing cost ratio
03800 C P2=1 ! Non-recurring manufacturing costs:
03900 C non-recurring to recurring manuf. cost ratio
04000 C WR=12 ! Wage rate, dollars
04100 C
04200 C II. SUBSTRATE FABRICATION
04300 C VALUES OF CONSTANTS AND PARAMETERS :
04400 C (STDH = Standard hours)
04500 C Constants:
04600 C COS=30 ! Substrate material, dollars
04700 C COE=0.124 ! Circuit processing, STDH
04800 C KT=0.205 ! Resistor trimming, STDH x sq. in.
04900 C KQC=0.072 ! Resistor trimming, STDH
05000 C KPRQC=0.072 ! K*QC, Quality control (QC) inspection
05100 C factor, non-dimensional
05200 C Parameters:
05300 C APR =1 ! a*, Number of reworks before resistor trimming
05400 C BPR =0 ! b*, Number of reworks after resistor trimming
05500 C APEA = 1.3125 ! Substrate area, square inches
05600 C NC=Total number of chips (matrix element)
05700 C DELTAC = NC/AREA ! No. of chips/square inch
05800 C NR=30 ! Total number of resistors
05900 C DELTAP = NR/APEA ! No. of resistors/sq. in.
06000 C DELTSR=5.4E-4 ! Delta-SR, area of resistor hybrid area

```

```

06100      TR=5          ! Inverse of tolerance
06200      SZ=0.5        ! Hybrid size factor
06300      DELTAP = 16   ! Number of pads on IC
06400      DEPMAX=14     ! Delta-Pmax, maximum no. of pads on IC
06500      LW=0.75 ! Line width factor
06600      CC=.0055*(DELTAC+DELTAR)+.0071*DEPMAX**1.1
06700      C          (Hybrid complexity factor [Medium complexity])
06800      C          FABRICATION STEPS:
06900      C          CS = COS*SZ          ! Substrate material cost
07000      CP = CUE*CC*LW ! Circuit photoetching processing
07100      CQC = KQC*CC*SZ          ! QC inspection cost (I)
07200      CPRQC = KPRQC*CC*SZ      ! QC inspection cost (II)
07300      CU = 0.024          ! Cutting substrate to size
07400      CRT = KT*DELTSR*DELTAR*TR ! Resistor trimming
07500      C          Substrate fabrication cost, volume-independent:
07600      CSP = (1+APR+RPR)*(CS+(CP+CPRQC)*WR)
07700      2          *(1+BPR)*(CU+CRT+CQC)*WR
07800      C          Substrate fabrication cost CSP, volume-dependent:
07900      CPRSP = CSP*(P1+P2+1)*CC*GA**A*V**B*ETA
08000      C
08100      C          III. A S S E M B L Y   A N D   T E S T I N G
08200      C          VALUES OF CONSTANTS AND PARAMETERS :
08300      C          Constants:
08400      COPT=0.033          ! Pre-tilt, STDH
08500      ALPHA = 0.5E-3      ! Chip bonding, STDH
08600      B = 6.6E-4          ! b, wire bonding constant, STDH
08700      D=0.0033          ! d, Non-destructive pull test, STDH
08800      KQC1=0.089          ! Pre-seal QC inspection, STDH
08900      G=0.95              ! g, Pre-seal electrical test, STDH
09000      GPF=1.2             ! g', Pre-seal troubleshooting, STDH
09100      H=0.025             ! h, Pre-seal rework, STDH
09200      KQC2=0.51          ! Pre-seal QC inspection, STDH
09300      L=0.166             ! Proportional constant, sealing, STDH
09400      GPP2=1.38           ! j", Post-seal troubleshooting, STDH
09500      HPR=0.044           ! h', Rework after sealing, STDH
09600      KQC3=0.02          ! Final QC inspection factor, STDH
09700      C          Parameters:
09800      NTRJ=480 ! Total no. of transistor junctions of ICs
09900      NTRD=13 ! Total number of transistors and diodes
10000      NCAP=20 ! Total number of capacitors
10100      NCIC=12 ! Total number of ICs
10200      NNB=640 ! Total number of bonds
10300      TY=1 ! Package type (Butterfly = 2; HAC-PAC = 1)
10400      Q=10000 ! Number of packages per lot
10500      CLPR=1.70 ! C*L, Average cost of a package lid, dollars
10600      N = 10 ! n, Number of reworks before sealing
10700      NPR = 1 ! n', Number of reworks after sealing
10800      M=1 ! m, Die attachment factor
10900      C          (1 = epoxy; 2 = molytab)
11000      F=0.4 ! f, Fraction of other connections
11100      R=1 ! r, Reliability level factor
11200      AVNTRJ=40 ! Average no. of transistor junctions/chips
11300      G1=0.1 ! g1, Fraction of chips reworked before sealing
11400      G2=0.05 ! g2, Fraction of bonds reworked before sealing
11500      G1PR=0.02 ! g'1, Fraction of chips reworked after sealing
11600      G2PR=0.004 ! g'2, Fraction of bonds reworked after sealing
11700      CLR=0.2 ! Rework due to lid substitution, STDH
11800      CTT=0.22 ! Acceptance test, STDH
11900      C          ASSEMBLY STEPS:
12000      C          Pre-tinning cost:

```

```

12100      CPT = SZ*COPT
12200      C      Substrate bonding:
12300      CBS = 0.12
12400      C      Chip bonding cost:
12500      CRC = M*ALPHA*NC
12600      C      wire bonding cost:
12700      CWB = R*((DELTA*PCIC+2*(NTRD+NCAP))*(1+P))
12800      C      non-destructive pull test:
12900      CND = D*(R*NWP)
13000      C      Visual QC inspection before sealing:
13100      CQC1 = KQC1*CC*SZ
13200      C      Electrical testing before sealing:
13300      CETS = N*G*AV*TPJ**0.1*CC
13400      C      Troubleshooting before sealing:
13500      CTRB = R*GPR*AV*TPJ**0.1*CC
13600      C      Reworking before sealing:
13700      CRW = N*H*(G1*CC+G2*PWB)
13800      C      2nd visual QC inspection before sealing:
13900      CQC2 = KQC2*CC*SZ
14000      C      Sealing cost:
14100      CSL = L*SZ
14200      C      Acceptance test after sealing:
14300      CACT = R*CT
14400      C      Troubleshooting after sealing:
14500      CTRA = GPR*GPR**AV*TRC**0.1*CC
14600      C      Reworking after sealing:
14700      CRA = R*(HPR*(G1PR*CC+G2PR*PWB)+CLP)
14800      C      Final quality control inspection:
14900      CQC3 = KQC3*SZ
15000      C      Other steps:
15100      CQ = 0.25
15200      C      Assembly cost, volume-independent:
15300      GAT = (CPT+CBS+CBC+CWB+CLP+CQC1+CETS+CTRB+CRA+
15400      2      +CQC2+CSL+CACT+CTRA+CRA+CQC3+CQ)*MR
15500      C      Assembly cost CAT, volume-dependent:
15600      CAT = GAT*(P1+P2+1)*CC*GA**M*V**E**FA
15700      C
15800      C      IV. RECURRING MATERIAL COST
15900      CC=73*TV*SZ*EXP(-7E-6*Q) ! Package cost
16000      CCC=0.13*NTPJ+0.80*NTPD ! Chip cost
16100      2      +1.6**CAP
16200      CL=MPP*CLPR ! Package lid cost
16300      C=CP+CCC+CL
16400      100      COST(J,1)=CV+CRSP+CPRA
16500      C
16600      WRITE(1FLN,50)COST
16700      WRITE(1FLN,60)
16800      END

```

ORIGINAL-PAGE IS
POOR QUALITY

APPENDIX D

PRINTED WIRING BOARD (PWB) - COMPUTER PROGRAM
TO CALCULATE SINGLE VALUED PWB COSTS

```

00100 C      "PWB MANUFACTURING: Cost Modeling Program"
00200      REAL K,N1,N2,N3,N4
00300      DIMENSION IPPN(3),FORM(2)
00400      DOUBLE PRECISION FILNAM
00500      EQUIVALENCE (CASE,FORM(1))
00600      DATA FORM(2)/0/
00700      DATA IFLU/20/
00800 C      This program computes the following values
00900 C      and outputs them at the terminal and into
01000 C      the data file "special-case-name.DAT"
01100 C      (FORTRAN Subroutine called: DCDFIL; execute
01200 C      command EXECUTE PWBMAN.FOR,PEI:SUB/ULI):
01300 10      FORMAT (//," PWB fabrication cost C**MPAB = $ ",F6.2)
01400 20      FORMAT (" PWB assembly cost C**MA = $ ",F6.2,/)
01500 30      FORMAT (" Recurring material fabrication cost: CMPR ",
01600      2      " = $ ",F7.2)
01700 40      FORMAT (" Recurring material assembly costs C**KA ",
01800      2      " = $ ",F7.2,/)
01900 50      FORMAT(" Fabrication complexity factor CCFAB = ",F5.3)
02000 60      FORMAT (" Assembly complexity factor CCA = ",F5.3,/)
02100 70      FORMAT (" TOTAL MANUFACTURING COST CPWB = $ ",F8.2,/)
02200 C
02300 100     FORMAT (//," PRINTED WIPING BOARD MANUFACTURE: ",/)
02400 200     FORMAT (" Please select either of the following ",
02500      2      " as a special case : ",//,5X," CARRI (Carrier) ",/,
02600      3      5X," DIGIT (Digital) ",//,
02700      4      " If neither type NONE: ",/)
02800 210     FORMAT (A5)
02900 220     FORMAT (5X," Special case selected: ",A5)
03000 230     FORMAT (5X," Output file name: ",A10)
03100 240     FORMAT (5X," (CARRI = Carrier; DIGIT = Digital) ")
03200      TYPE 100
03300      TYPE 200
03400      ACCEPT 210,CASE
03500      TYPE 220,CASE
03600      CALL DCDFIL (CASE,"DAT",FILNAM,IPPN)
03700      TYPE 230,FILNAM
03800 C
03900 C      I. G E N E R A L C O S T F A C T O R S
04000      K = 0.35      ! Slope
04100      PHI = 22.4    ! Facility size factor (intercept)
04200      PA1 = 0.2     ! Fraction of non-recurring assembly
04300 C                  engineering costs
04400      PA2 = 0.35     ! Fraction of non-recurring materials
04500 C                  assembly costs
04600      PF1 = 0.2      ! Fraction of non-recurring
04700 C                  engineering costs
04800      PF2 = 0.25     ! Fraction of non-recurring
04900 C                  materials costs
05000      V = 50        ! Yearly production volume
05100      SF = 0.5       ! Size factor, area
05200 C
05300 C      II. F A B R I C A T I O N
05400 C      FABRICATION COST FACTORS:
05500      CLEAN = 0.5    ! Cleaning factor, PWB
05600      CMF = 1         ! Complexity of masking operation
05700      CPB = 0.015    ! Post-bake cost
05800      HD = 25        ! Hole density
05900      HDS = 3        ! Number of different hole sizes
06000      HN = 800       ! Number of holes

```


06100		HS = 32	! Hole size
06200		LS = 10	! Line spacing
06300		LW = 12	! Line width
06400		NI = 10	! Number of inspections
06500		IF (CASE.EQ."CARRI")GO TO 250	
06600		NL = 6	! Number of layers
06700		GO TO 260	
06800	250	A = 0.37	! CAPTIFR coefficient
06900		NL = 6*A	
07000	260	NRET = 3	! Number of retouchings, copper
07100		NREPL = 1	! Number of replatings
07200		NRPFR = 5	! Number of photoresist retouchings
07300		NT = 50	! Number of terminals
07400		PS = 40	! Pad size
07500		PSF = 1	! Press cycle factor
07600		PMA = 30	! Pad area, square inches
07700		QHF = 0.5	! Hole quality factor
07800		QPLF = 0.5	! Plating quality factor
07900		TAMF = 1	! Adhesive type
08000		TCC = 1	! Curing cycle
08100		TCHF = 1.75E-2	! Copper thickness factor, Slen/ounce
08200		TMSF = 1	! Type of heat sink
08300		TMAP = 1	! Type of marking
08400		TMT = 1	! Type of material
08500		TR = 0.05	! Drilling tolerance
08600		TYR = 0.5	! Type of photoresist
08700		WCU = 2	! Weight of copper, ounces
08800		X = 0.23	! Drilling tolerance (PS) exponent
08900		ALPHA = 1	! CCFAB exponent
09000		BETA = 1	! CCFAB exponent
09100		GAMMA = 1	! CCFAB exponent
09200		DELTA = 1	! CCFAB exponent
09300		CCFAB=(7.1E-3*WCU+0.67*(1./LW+1./LS))**ALPHA	! Fabrication
09400		Z = 5*(1/PS)**BETA+1*(1/HS)**GAMMA	! Complexity
09500		J = 0.0125*NL**DELTA	! Factor
09600	C	FABRICATION STEPS:	
09700		CCLE = 0.0133*NI	! Pot soak cleaning
09800		CPH = .16*TYR*SF*NL	! Photoprint
09900		CATC = CCFAB*0.86*NL*TCHF*WCU	! Etching
10000		CPR = 5.5E-3*NL*CCFAB	! Photoresist stripping
10100		CTRA = 4.2E-3*NI	! Alcohol treatment
10200		CLAM = 2.5E-2*NL*THF*PSF*CPH	! Lamination and bake
10300		CDRM = (3.4E-4*WCU+0.00005)*TR**X*QHF	! Drilling
10400		CPFM = 0.062*THF*QHF*TCC	! Removal of epoxy smear
10500		CTLS=(0.25E-3*HS+0.008*WCU)*CLEAN	! Electroless plating
10600		CPL = 0.0111*CCFAB*HS	! Electroplating
10700		CM = 0.006*TMAP	! Marking
10800		CHAF = 4.8E-3*NT*CCFAB	! Installation of hardware
10900		CSRF = 0.226*QPLF	! Solder reflowing
11000		CPLC = 0.9*SF*CCFAB*CMF	! Ni and Au plating
11100		CHS = 0.15*THSF*TAMF	! Bond heat sink
11200		CINSFP = 8.8E-3*CCFAB*SF*NI	! Inspection
11300		CETF = 1.2*CCFAB*SF	! Electrical testing
11400	C	CRWF: Reworking after fabrication	
11500		CRWF = 0.055*NREIC+0.166*NREPI+0.0333*NRPFR	
11600	C		
11700	C	III. A S S E M B L Y	
11800	C	ASSFMRLY CUST FACTORS:	
11900		AVCCC = 0.5	! Average component complexity factor
12000		BF = 1	! Bending factor

12100		CA1 = 0.056	! Assembly complexity factor constant
12200		CA2 = 0.009	! Assembly complexity factor constant
12300	C	DAX = NAX/PWBA,	Axial component density
12400		DLAV = 26	! Average lead density per component
12500	C	DOT = NOTH/PWBA,	Other component density
12600		N = 1	! Number of reworks
12700		N1 = 0.1	! Fraction of hybrids reworked
12800		N2 = 0.02	! Fraction of other components reworked
12900		N3 = 0.01	! Fraction of solder joints
13000		NA = 2	! Number of sides
13100		NAX = 80	! Number of axial components
13200		NC = 94	! Number of components
13300		NFP = 94	! Number of flat packs
13400		NHY = 10	! Number of hybrids
13500		NI = 5	! Number of inspections
13600		NOTH = 14	! Number of other components
13700		NSJ = 800	! Number of solder joints
13800		NTR = 4	! Number of transistors
13900		R = 1	! Component type (1=axial; 0=other)
14000		RFORA = 60	! Rate of forming of axial components/hr
14100		RFORFP = 1200	! Rate of forming of flat packs per hour
14200		RFORH = 120	! Rate of forming of hybrids per hour
14300		RFORT = 20	! Rate of forming of transistors/hour
14400		RIA = 60	! Rate of insertion of axial comps./hr
14500		RIFP = 1200	! Rate of insertion of flat packs per hr
14600		RIH = 120	! Rate of insertion of hybrids per hour
14700		RIT = 20	! Rate of insertion of transistors/hour
14800		RLM = 500	! Rate of loading per hour
14900		RLT = 50	! Rate of leak test
15000		RTIN = 50	! Rate of tinning per hour
15100		RVC = 100	! Rate of vapor cleaning per hour
15200		Y = 1	! Exponent of AVCCC
15300		DAX = NAX/PWBA	
15400		DOT = NOTH/PWBA	
15500		CCA = CA1*(DAX+DOT)+CA2*DLAV**1.1	! Complexity factor
15600	C	ASSEMBLY STEPS :	
15700		CLF = NA*0.075*(NAX/RFORA+NTR/RFORT+NHY/RFORH)*BF	
15800	C	Lead forming	
15900		IF(CASE.EQ."DIGIT")CLF = (NFP/RFORFP)*BF	
16000		CTIN = NA*0.06*NC/RTIN	! Tinning
16100		CVC = NA*0.055*NC/RVC	! Vapor cleaning
16200		CLT = NA*0.065*NC/RIT	! Leak test
16300		CLN = NA*0.3*NC/RLM	! Load magazines
16400		CCI = NA*0.15*(NAX/RIA+NTR/RIT+NHY/RIH)*BF	
16500	C	Component insertion on PWB panel	
16600		IF(CASE.EQ."DIGIT")CCI = (NFP/RIFP)*BF	
16700		CRS = 0.03	! Reflow soldering
16800		CETA = 0.98*AVCCC**Y*CCA	! Electrical testing
16900		CTROB = 2.2*AVCCC**Y*CCA	! Troubleshooting
17000	C	CRWA: Reworking after assembly	
17100		CRWA = N*(0.175*N1*NHY+0.054*N2*NOTH+0.011*N3*NSJ)	
17200		CCT = 0.15*SF	! Conformal coating
17300		CINSPA = N1*0.086*CCA*SF	! Inspection
17400	C		
17500	C	IV. TOTAL MANUFACTURE	
17600		WR = 20	! wage rate, \$/hour
17700	C	CMRF, Recurring material fabrication costs:	
17800		F = 1	! Materials factor, fabrication
17900	C	(1 = epoxy; 1.8 = polyimide)	
18000		CMM = 2*F*NL*SF	!Material

```

18100 CMP = 0.36*F*NL*SF      IPrepreg
18200 CCH = 0.8              IChemicals
18300 CAU = 2.5              IGold bath
18400 CMPE = CCM + CMP + CCH + CAU
18500 C      CMPA, Recurring material assembly costs:
18600 C      Components cost factor:
18700 CCUMP=0.57*MAX+3.5*NTR+450*MMV ! Components
18800 U = 0.57              ! Components coefficient
18900 IF(CASE.NO."DIGIT")CCOMP=15*MMV
19000 IF(CASE.NO."CARRI")CCOMP=R*15*MMV
19100 CUN = 20              ! Material constant
19200 CMRA = CCUMP + CUN
19300 C      CMFAB, Fabrication cost, volume-independent:
19400 CMFAB=(CCLF+CPH+CETC+CRP+CA*PA+CLA"
19500 2      +COP4+CPHM+CELS+CP1+C' +CHAR+CSHF
19600 3      +CPLC+CHS+CLNSFF+CETf+C'nf)*K
19700 C      CMFEAD, fabrication cost, volume-dependent:
19800 CMFEAD=CMFAB*(PF1+PF2+1)*CCFA**2HI*V**(-K)
19900 IF(CASE.NO."CARRI")GO TO 300
20000 C      Assembly costs:
20100 C      CMA, volume-independent:
20200 CMA=(C'F+CTI"+CVC+CLT+CL"+CCI+CRS+CETA+CTPHB+
20300 2      CMAA+CCM+CINSPA)*LR
20400 GO TO 310
20500 C      Special case "Carrier":
20600 300 U=0.7
20700 CMA=((CCLF+CTI"+CVC+CLT+CL"+CCI+CRS+CETA+CTPHB
20800 2      +CMAA+CCM+CINSPA)*(1+U)-(CCLF+CTI"+CLT))*LR
20900 C      CMA, Volume-dependent:
21000 310 CMAA = CMA*(PA1+PA2+1)*PH1*V**(-K)*CCA
21100 C      CPMB, TOTAL MANUFACTURING COST
21200 CPMB = CMFAB+CMRA+CMPE+CMPA
21300 C
21400 TYPE 10, CMFEAD
21500 TYPE 20, CMRA
21600 TYPE 30, CMPE
21700 TYPE 40, CMPA
21800 TYPE 50, CCFAB
21900 TYPE 60, CCA
22000 TYPE 70, CPMB
22100 OPEN (UNIT=IFLU,ACCESS='SEQUENT',MODE='ASCII',
22200 2      DEVICE='DSA',FILE='ILUAM')
22300 WRITE (IFLU,100)
22400 WRITE (IFLU,200)CASF
22500 WRITE (IFLU,240)
22600 WRITE (IFLU,10)CPMFEAD
22700 WRITE (IFLU,20)CPMRA
22800 WRITE (IFLU,30)CMPE
22900 WRITE (IFLU,40)CMPA
23000 WRITE (IFLU,50)CCFAB
23100 WRITE (IFLU,60)CCA
23200 WRITE (IFLU,70)CPMB
23300 END

```

APPENDIX E

PRINTED WIRING BOARD (PWB) - COMPUTER PROGRAM
TO CALCULATE PWB COST MATRICES FOR THE
GENERATION OF COST SURFACES

```

00100 C "PWB MANUFACTURE: Matrix Program"
00200 C This program generates a matrix for use in plotting
00300 C PWB manufacturing costs as a function of two variables
00400 C (selected cost factors) on a 3D surface using the
00500 C Thermal process of the Analysis subsystem of CAD.
00600 C (FORTRAN subroutine called: DCDFIL; execute command:
00700 C EXECUTE PWBMAT.FOR,REL:SUB/LIR)
00800 C IMPLICIT REAL(K,L,N)
00900 C INTEGER IFLU,I,J
01000 C DIMENSION IPPN(3), FNAME(5)
01100 C DIMENSION CPWR(50,50)
01200 C REAL*8 FILNAM
01300 C DATA IFLU/20/
01400 10 FORMAT (' PWB MANUFACTURE: Matrix Generation ')
01500 20 FORMAT (' Enter output file name : ', $)
01600 30 FORMAT (5A5)
01700 40 FORMAT ('TEST')
01800 50 FORMAT (50G)
01900 60 FORMAT ('**')
02000 C TYPE 10
02100 C TYPE 20
02200 C ACCEPT 30,FNAME
02300 C CALL DCDFIL (FNAME,'DAT',FILNAM,IPPN)
02400 C OPEN (UNIT=IFLU, ACCESS='SEQUENT', MODE='ASCII',
02500 C 1 FILE=FILNAM, DIRECTORY=IPPN, DISPOSE='SAVE')
02600 C WRITE(IFLU,40)
02700 C DO 100 I=1,50
02800 C DO 100 J=1,50
02900 C V = 0.5*I
03000 C V = J*2
03100 C
03200 C I. G E N E R A L C O S T F A C T O R S
03300 C K = 0.35 ! Slope
03400 C PHI = 22.4 ! Facility size factor (intercept)
03500 C PA1 = 0.2 ! Fraction of non-recurring assembly
03600 C engineering costs
03700 C PA2 = 0.35 ! Fraction of non-recurring materials
03800 C assembly costs
03900 C PF1 = 0.2 ! Fraction of non-recurring
04000 C engineering costs
04100 C PF2 = 0.25 ! Fraction of non-recurring
04200 C materials costs
04300 C V = matrix element, yearly production volume
04400 C SF = 0.5 ! Size factor, area.
04500 C
04600 C II. F A B R I C A T I O N
04700 C FABRICATION COST FACTORS:
04800 C CLEAN = 0.5 ! Cleaning factor, PWR
04900 C CMF = 1 ! Complexity of masking operation
05000 C CPH = 0.015 ! Post-bake cost
05100 C HD = 25 ! Hole density
05200 C HDS = 3 ! Number of different hole sizes
05300 C HV = 800 ! Number of holes
05400 C HS = 32 ! Hole size
05500 C LS = 10 ! Line spacing
05600 C LW = 12 ! Line width
05700 C NI = 10 ! Number of inspections
05800 C NL = matrix element, Number of layers
05900 C NRETC = 3 ! Number of retouchings, copper
06000 C NRHPL = 1 ! Number of replatings

```

```

06100      NRPHR = 5      ! Number of photoresist retouchings
06200      NT = 50       ! Number of terminals
06300      PS = 40       ! Pad size
06400      PSF = 1       ! Press cycle factor
06500      PWBA = 30     ! PWB area, square inches
06600      QHF = 0.5     ! Hole quality factor
06700      QPLF = 0.5   ! Plating quality factor
06800      TAPF = 1     ! Adhesive type
06900      TCC = 1      ! Curing cycle
07000      TCUF = 1.75E-2 ! Copper thickness factor, STDH/ounce
07100      TUSF = 1     ! Type of heat sink
07200      TMAR = 1     ! Type of marking
07300      TAF = 1      ! Type of material
07400      TR = 0.05    ! Drilling tolerance
07500      TYP = 0.5    ! Type of photoresist
07600      WCU = 2      ! Weight of copper, ounces
07700      X = 0.23     ! Drilling tolerance (TR) exponent
07800      ALPHA = 1    ! CCFAB exponent
07900      BETA = 1     ! CCFAB exponent
08000      GAMMA = 1    ! CCFAB exponent
08100      DELTA = 1    ! CCFAB exponent
08200      CCFAB=(2.1E-3*ND+0.67*(1./L+1./LS))*ALPHA ! Fabrication
08300      +5*(1/PS)**BETA+4*(1/HS)**GAMMA ! complexity
08400      +0.0125*NL**DELTA ! factor
08500      C
08600      FABRICATION STEPS:
08700      CUP = 0.0133*NT ! Not soak cleaning
08800      CPH = .16*TYR*SF*NL ! Photoprint
08900      CLFC = CCFAB*0.86*NL*TCUF*ACU ! Etching
09000      CFP = 0.0E-3*NL*CCFAB ! Photoresist stripping
09100      CFA = 4.2E-3*NT ! Ethanol treatment
09200      CLAM = 2.5E-2*NL*TMF*PSF*CU ! Lamination and bake
09300      CURV = (0.4E-4*NT+0.09*HS)*TR**X*QHF ! Drilling
09400      CREN = 0.002*TMF*QHF*TCC ! Removal of epoxy smear
09500      CELS=(0.25E-3*HS+0.003*ND)*CLAM ! Electroless plating
09600      CPL = 0.0111*CCFAB*NS ! Electroplating
09700      CM = 0.016*TMAR ! Marking
09800      CHAF = 4.8E-3*NT*CCFAB ! Installation of hardware
09900      CSRH = 0.226*QPLF ! Solder reflowing
10000      CPLC = 0.9*SF*CCFAB*CUF ! Ni and Au plating
10100      CUS = 0.15*THSF*TAPF ! Bond heat sink
10200      CINSF = 8.8E-3*CCFAB*SF*NI ! Inspection
10300      CETF = 1.2*CCFAB*SF ! Electrical testing
10400      C
10500      C
10600      C
10700      C
10800      C
10900      C
11000      C
11100      C
11200      C
11300      C
11400      C
11500      C
11600      C
11700      C
11800      C
11900      C
12000      C

```

III. A S S E M B L Y

ASSEMBLY COST FACTORS :

```

AVCCC = 0.5      ! Average component complexity factor
BF = 1           ! Bending factor
CA1 = 0.056     ! Assembly complexity factor constant
CA2 = 0.009     ! Assembly complexity factor constant
DAX = NAX/PWBA,  ! Axial component density
JLAV = 26       ! Average lead density per component
DOT = NOTH/PWBA, ! Other component density
N = 1           ! Number of reworks
N1 = 0.1        ! Fraction of hybrids reworked
N2 = 0.02       ! Fraction of other components reworked
N3 = 0.01       ! Fraction of solder joints
NA = 2          ! Number of sides
NAX = 80        ! Number of axial components

```

12100		NC = 94	! Number of components
12200		NFP = 94	! Number of flat packs
12300		NHY = 10	! Number of hybrids
12400		NI = 5	! Number of inspections
12500		NOTH = 14	! Number of other components
12600		NSJ = 800	! Number of solder joints
12700		NTR = 4	! Number of transistors
12800		K = 1	! Component type (1=axial; 0=other)
12900		RFURA = 60	! Rate of forming of axial components/hr
13000		RFUPFP = 1200	! Rate of forming of flat packs per hour
13100		RFURH = 120	! Rate of forming of hybrids per hour
13200		RFORT = 20	! Rate of forming of transistors/Hour
13300		RIA = 60	! Rate of insertion of axial comps./hr
13400		RIFP = 1200	! Rate of insertion of flat packs per hr
13500		RIH = 120	! Rate of insertion of hybrids per hour
13600		RIT = 20	! Rate of insertion of transistors/hour
13700		RLM = 500	! Rate of loading per hour
13800		RLT = 50	! Rate of leak test
13900		RTIM = 50	! Rate of tinning per hour
14000		RVC = 100	! Rate of vapor cleaning per hour
14100		Y = 1	! Exponent of AVCCC
14200		DAX = MAX/PWBA	
14300		DUT = NOTH/PWHA	
14400		CCA = CA1*(DAX+DUT)+CA2*DLAV**1.1	! Complexity factor
14500	C	ASSMRLY STEPS :	
14600		CLF = NA*0.075*(MAX/RFURA+NTR/RFORT+NHY/RFUPFP)*or	
14700	C	Lead forming	
14800		CTIM = NA*0.05*NC/RTIM	! Tinning
14900		CVC = NA*0.055*NC/RVC	! Vapor cleaning
15000		CLT = NA*0.065*NC/RLT	! Leak test
15100		CLM = NA*0.3*NC/RLM	! Load magazines
15200		CCI = NA*0.15*(MAX/RIA+NTR/RIT+NHY/RIH)*BF	
15300	C	(CCI = Component insertion on PWB panel)	
15400		CPS = 0.03	! Reflow soldering
15500		CTTA = 0.86*AVCCC*Y*CCA	! Electrical testing
15600		CTROB = 2.2*AVCCC*Y*CCA	! Troubleshooting
15700	C	CRWA: Reworking after assembly	
15800		CRWA = NA*(0.175*NI*NHY+0.054**2*NOTH+0.011*NSJ)	
15900		CCT = 0.15*SF	! Conformal coating
16000		CINSPA = NI*0.088*CCA*SF	! Inspection
16100	C		
16200	C	IV. TOTAL MANUFACTURING	
16300		WP = 20	! wage rate, \$/hour
16400	C	CMRF, Recurring material fabrication costs:	
16500		F = 1	! Materials factor, fabrication
16600	C	(1 = epoxy; 1.8 = polyimide)	
16700		CMH = 2*F*NL*SF	!Material
16800		CMP = 0.36*F*NL*SF	!Prepren
16900		CCH = 0.8	!Chemicals
17000		CAU = 2.5	!Gold bath
17100		CMRF = CMH + CMP + CCH + CAU	
17200	C	CMRA, recurring material assembly costs:	
17300	C	Components cost factor:	
17400		CCOMP=0.52*MAX+3.5*NTR+450*NHY	! Components
17500		COO = 20	! Material constant
17600		CMRA = CCOMP + COO	
17700	C	CMFAH, Fabrication cost, volume-independent:	
17800		CMFAH=(CCLE+CPH+CFTC+CRF+CEPA+CLAM	
17900		2. +CDPM+CREM+CELS+CPL+CM+CHAR+CSKF	
18000		3 +CPLC+CHS+CINSPF+CETF+CRWF)*WR	


```

18100 C C*MFAB, Fabrication cost, volume-dependent:
18200 CPMFAB=CMFAB*(PF1+PF2+1)*CCFAB*PHI*V**(-A)
18300 C Assembly costs:
18400 C CMA, Volume-independent:
18500 CMA=(CIF+CTI+CVC+CLT+CLM+CCI+CRS+CBTA+CTROB+
18600 2 CMAA+CCT+CINSPA)*AR
18700 C CMA, volume-dependent:
18800 CPMMA = CMA*(PA1+PA2+1)*PHI*V**(-V)*CCA
18900 C CPMF, TOTAL MANUFACTURING COST
19000 100 CPMB(J,I) = CPMFAB+CPMMA+CPMF+CMA
19100 WRITE (IFLU,50)CPMB
19200 WRITE (IFLU,60)
19300 END

```